Code Optimization Techniques for Embedded Processors

[1]  Kurt Keutzer,et al.  Code Optimization Techniques for Embedded DSP Microprocessors , 1995, 32nd Design Automation Conference.

[2]  Christopher W. Fraser,et al.  Engineering a simple, efficient code-generator generator , 1992, LOPL.

[3]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[4]  Preston Briggs,et al.  Register allocation via graph coloring , 1992 .

[5]  Joseph A. Fisher,et al.  Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.

[6]  Georg Sander.  VCG - visualization of compiler graphs , 1995 .

[7]  Bruce D. Shriver,et al.  Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.

[8]  Rainer Leupers,et al.  Algorithms for address assignment in DSP code generation , 1996, ICCAD 1996.

[9]  Rainer Leupers,et al.  A uniform optimization technique for offset assignment problems , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[10]  T. C. May,et al.  Instruction-set matching and selection for DSP and ASIP code generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[11]  Rainer Leupers,et al.  Exploiting conditional instructions in code generation for embedded VLIW processors , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[12]  Rainer Leupers,et al.  Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths , 1999, Des. Autom. Embed. Syst..

[13]  Peter Marwedel,et al.  A new optimization technique for improving resource exploitation and critical path minimization , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[14]  S.,et al.  An Efficient Heuristic Procedure for Partitioning Graphs , 2022 .

[15]  Rainer Leupers,et al.  Function inlining under code size constraints for embedded processors , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[16]  Youn-Long Lin,et al.  Addressing optimization for loop execution targeting DSP with auto-increment/decrement architecture , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[17]  B. Wess.  Automatic instruction code generation based on trellis diagrams , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[18]  Edward A. Lee,et al.  Direct synthesis of optimized DSP assembly code from signal flow block diagrams , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[19]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[20]  Kaushik Roy,et al.  Low Power Design Methodologies for Systems-on-Chips , 1999, VLSI Design.

[21]  Sharad Malik,et al.  Instruction set design and optimizations for address computation in DSP architectures , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[22]  Jochen A. G. Jess,et al.  Efficient code generation for in-house DSP-cores , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[23]  Kurt Keutzer,et al.  Instruction selection using binate covering for code size optimization , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[24]  Rainer Leupers,et al.  Time-constrained code compaction for DSPs , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Andreas Krall,et al.  Minimizing cost of local variables access for DSP-processors , 1999, LCTES '99.

[26]  Edward A. Lee.  Programmable dsp architectures: part ii , 1988 .

[27]  B. Wess,et al.  Automatic code generation for integrated digital signal processors , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[28]  Heinrich Meyr,et al.  Compiled Simulation of Programmable DSP Architectures , 1997, J. VLSI Signal Process..

[29]  Srinivas Devadas,et al.  Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[30]  Amit Rao,et al.  Storage assignment using expression tree transformations to generate compact and efficient DSP code , 1999, CARN.

[31]  Martin Alt,et al.  Generation of Efficient Interprocedural Analyzers with PAG , 1995, SAS.

[32]  Catherine H. Gebotys,et al.  Optimal VLSI Architectural Synthesis , 1992 .

[33]  Bernhard Steffen,et al.  Lazy code motion , 1992, PLDI '92.

[34]  Helmut Emmelmann,et al.  BEG: a generator for efficient back ends , 1989, PLDI '89.

[35]  Kurt M. Bischoff.  Design, Implementation, Use, and Evaluation of Ox: An Attribute- Grammar Compiling System based on Yacc, Lex, and C , 1992 .

[36]  B. Wess,et al.  Optimal DSP memory layout generation as a quadratic assignment problem , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[37]  Ken Kennedy,et al.  Conversion of control dependence to data dependence , 1983, POPL '83.

[38]  Dhananjay M. Dhamdhere,et al.  Efficient Retargetable Code Generation Using Bottom-up Tree Pattern Matching , 1990, Comput. Lang..

[39]  Scott A. Mahlke,et al.  A framework for balancing control flow and predication , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[40]  D. H. Bartley,et al.  Optimizing stack frame accesses for processors with restricted addressing modes , 1992, Softw. Pract. Exp..

[41]  Sharad Malik,et al.  Performance estimation of embedded software with instruction cache modeling , 1999, TODE.

[42]  Henry G. Dietz,et al.  Compiling for SIMD Within a Register , 1998, LCPC.

[43]  Clifford Liem,et al.  Industrial experience using rule-driven retargetable code generation for multimedia applications , 1995 .

[44]  A. Knoll,et al.  Translating Signal Flowcharts into Microcode for Custom Digital Signal Processors , 1993 .

[45]  Youn-Long Lin,et al.  Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining , 1999, TODE.

[46]  Jan Rabaey,et al.  Retargetable estimation scheme for DSP architecture selection , 2000, ASP-DAC '00.

[47]  Jochen A. G. Jess,et al.  Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores , 1995, 32nd Design Automation Conference.

[48]  Rainer Leupers,et al.  Instruction selection for embedded DSPs with complex instructions , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[49]  Rajiv Gupta,et al.  Path profile guided partial dead code elimination using predication , 1997, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques.

[50]  Christopher W. Fraser,et al.  BURG: fast optimal instruction selection and tree parsing , 1992, SIGP.

[51]  Wen-mei W. Hwu.  Introduction to Predicate Execution , 1998, Computer.

[52]  Ken Kennedy,et al.  Optimal register assignment to loops for embedded code generation , 1996, TODE.

[53]  M. Anton Ertl.  Optimal code selection in DAGs , 1999, POPL '99.

[54]  Clifford Liem,et al.  Retargetable Compilers for Embedded Core Processors , 1997, Springer US.

[55]  Sharad Malik,et al.  Memory bank and register allocation in software synthesis for ASIPs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[56]  Paul Chow,et al.  Exploiting dual data-memory banks in digital signal processors , 1996, ASPLOS VII.

[57]  Wolf Zimmermann,et al.  Construction of Veriied Software Systems with Program-checking: an Application to Compiler Back-ends , 1999 .

[58]  Rainer Leupers,et al.  Constraint driven code selection for fixed-point DSPs , 1999, DAC '99.

[59]  Edwin A. Harcourt,et al.  Generation Of Software Tools From Processor Descriptions For Hardware/software Codesign , 1997, Proceedings of the 34th Design Automation Conference.

[60]  Rolf Drechsler.  Evolutionary algorithms for VLSI CAD , 1998 .

[61]  Joseph A. Fisher,et al.  Clustered Instruction-Level Parallel Processors , 1998 .

[62]  Gary William Grewal,et al.  An integrated approach to retargetable code generation , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[63]  Bernhard Steffen,et al.  Partial dead code elimination , 1994, PLDI '94.

[64]  Ahmed Amine Jerraya,et al.  Address calculation for retargetable compilation and exploration of instruction-set architectures , 1996, DAC '96.

[65]  John L. Bruno,et al.  Code Generation for a One-Register Machine , 1976, J. ACM.

[66]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[67]  Keith D. Cooper,et al.  Unexpected side effects of inline substitution: a case study , 1992, LOPL.

[68]  Roger Lipsett,et al.  VHDL: hardware description and design , 1989 .

[69]  Ellis Horowitz,et al.  Fundamentals of Data Structures in Pascal , 1984 .

[70]  R. Hartmann,et al.  Combined scheduling and data routing for programmable ASIC systems , 1992, [1992] Proceedings The European Conference on Design Automation.

[71]  Paul N. Hilfinger,et al.  Lazy Data Routing And Greedy Scheduling For Application-specific Signal Processors , 1988, [1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21.

[72]  Doron Drusinsky,et al.  Using statecharts for hardware description and synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[73]  Hugo De Man,et al.  Data routing: a paradigm for efficient data-path synthesis and code generation , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[74]  S. Devadas,et al.  ISDL: An Instruction Set Description Language For Retargetability , 1997, Proceedings of the 34th Design Automation Conference.

[75]  Daniel D. Gajski,et al.  SPECC: Specification Language and Methodology , 2000 .

[76]  Srinivas Devadas,et al.  Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures , 1999, Des. Autom. Embed. Syst..

[77]  Rainer Leupers,et al.  Retargetable assembly code generation by bootstrapping , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[78]  Robert Steven Glanville,et al.  A Machine Independent Algorithm for Code Generation and Its Use in Retargetable Compilers , 1977 .

[79]  Peter Marwedel,et al.  OSCAR: optimum simultaneous scheduling, allocation and resource binding based on integer programming , 1994, EURO-DAC '94.

[80]  Sharad Malik,et al.  Code optimization libraries for retargetable compilation for embedded digital signal processors , 1998 .

[81]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[82]  Rainer Leupers.  Register allocation for common subexpressions in DSP data paths , 2000, ASP-DAC.

[83]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[84]  Lothar Nowak.  Graph based retargetable microcode compilation in the MIMOLA design system , 1987, MICRO 20.

[85]  Akinori Nishihara,et al.  DSP Code Optimization Methods Utilizing Addressing Operations at the Codes without Memory Accesses , 1997 .

[86]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[87]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[88]  Alexander Aiken,et al.  A Development Environment for Horizontal Microcode , 1986, IEEE Trans. Software Eng..

[89]  Ronald V. Book,et al.  Review: Michael R. Garey and David S. Johnson, Computers and intractability: A guide to the theory of $NP$-completeness , 1980 .

[90]  Daniel Kästner,et al.  Integer linear programming vs. graph-based methods in code generation , 1998 .

[91]  B. Ramakrishna Rau,et al.  Machine-Description Driven Compilers for EPIC and VLIW Processors , 1999, Des. Autom. Embed. Syst..

[92]  Nikil D. Dutt,et al.  Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring , 1994, IFIP PACT.

[93]  Corinna G. Lee,et al.  Simple vector microprocessors for multimedia applications , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.

[94]  Al Stevens,et al.  C programming , 1990 .

[95]  Susan J. Eggers,et al.  Integrating register allocation and instruction scheduling for RISCs , 1991, ASPLOS IV.

[96]  Christopher W. Fraser,et al.  A Retargetable C Compiler: Design and Implementation , 1995 .