Paired FinFET Charge Trap Flash Memory for Vertical High Density Storage

A new type of memory, paired FinFET charge trap memory is reported. It consists of two split silicon fins and insulator between them. Two channels are formed on the outer surface of silicon so doubled integration density can be achieved. We successfully fabricated paired FinFET SONOS devices. It shows good program and erase characteristics. Independent programming on each storage nodes is demonstrated. The circuit configuration for NAND flash application is also proposed

[1]  Chang Woo Oh,et al.  Damascene gate FinFET SONOS memory implemented on bulk silicon wafer , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[2]  J. Bokor,et al.  FinFET SONOS flash memory for embedded applications , 2003, IEEE International Electron Devices Meeting 2003.