NBTI on smart power technologies: A detailed analysis of two concurrent effects using a re-examined on-the-fly technique

Lower threshold voltage shift due to relaxation effect is known to occur after negative bias high temperature stress of MOS transistors. This relaxation happens on timescales shorter than those used for either wafer level or package level characterization. This may result in too optimistic lifetime estimates. Therefore, new methodologies for lifetime prediction demand new NBTI measurement techniques in Smart Power Technologies. In this work we will show positive aspects and weaknesses of the on-the-fly technique and under which conditions the method may still lead to consistent results.

[1]  H. Reisinger,et al.  Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[2]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[3]  V. Huard,et al.  Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[4]  Cheng T. Wang,et al.  Hot carrier design considerations for MOS devices and circuits , 1992 .