Restructuring logic representations with easily detectable simple disjunctive decompositions
暂无分享,去创建一个
[1] Shih-Chieh Chang,et al. Technology Mapping via Transformations of Function Graphs , 1992, ICCD.
[2] Michael Weber,et al. Detection of symmetry of Boolean functions represented by ROBDDs , 1993, ICCAD.
[3] H. A. Curtis,et al. A new approach to The design of switching circuits , 1962 .
[4] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .
[5] Jason Cong,et al. On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping , 1993, 30th ACM/IEEE Design Automation Conference.
[6] Hiroshi Sawada,et al. Restricted simple disjunctive decompositions based on grouping symmetric variables , 1997, Proceedings Great Lakes Symposium on VLSI.
[7] Tsutomu Sasao,et al. FPGA Design by Generalized Functional Decomposition , 1993 .
[8] Nagisa Ishiura,et al. Shared binary decision diagram with attributed edges for efficient Boolean function manipulation , 1990, 27th ACM/IEEE Design Automation Conference.
[9] Sarma B. K. Vrudhula,et al. BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis , 1993, 30th ACM/IEEE Design Automation Conference.
[10] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[11] Sze-Tsen Hu. ON THE DECOMPOSITION OF SWITCHING FUNCTIONS , 1961 .
[12] S. L. Hurst,et al. A Digital Synthesis Procedure Under Function Symmetries and Mapping Methods , 1978, IEEE Transactions on Computers.
[13] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[14] Richard M. Karp,et al. Minimization Over Boolean Graphs , 1962, IBM J. Res. Dev..