Speed enhancement technique for divide-by-4 injection-locked frequency divider and its application to fractional division

A new cross-coupling method for the design of divide-by-4 injection-locked frequency divider (ILFD) is introduced for increased operation speed with no extra power consumption. Moreover, the proposed cross-coupled divide-by-4 ILFD is extended to the application of fractional divider based upon the phase-switching scheme. A prototype is fabricated in a standard 0.35 µm CMOS process. It exhibits an operation frequency range from 2.26 to 2.67 GHz and consumes less than 3.63 mW with a 1.5 V supply.

[1]  F. Svelto,et al.  Analysis and design of injection-locked LC dividers for quadrature generation , 2004, IEEE Journal of Solid-State Circuits.

[2]  Edgar Sanchez-Sinencio,et al.  A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.

[3]  Kiat Seng Yeo,et al.  Fully integrated CMOS fractional-N frequency divider for wide-band mobile applications with spurs reduction , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Ka Fai Chang,et al.  A 2.4 GHz Quadrature-Input Programmable Fractional Frequency Divider , 2011, IEEE Microwave and Wireless Components Letters.

[5]  Ching-Yuan Yang,et al.  A $\Delta{-}\Sigma$ PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Yongsam Moon,et al.  A divide-by-16.5 circuit for 10-gb ethernet transceiver in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[7]  Ching-Yuan Yang,et al.  A Delta-Sigma PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology , 2009, IEEE Trans. Circuits Syst. I Regul. Pap..

[8]  Shao-Hua Lee,et al.  A Low Voltage Divide-by-4 Injection Locked Frequency Divider With Quadrature Outputs , 2007, IEEE Microwave and Wireless Components Letters.

[9]  Yu-Che Yang,et al.  A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency Synthesizers , 2006, IEEE Journal of Solid-State Circuits.

[10]  Y.-J.E. Chen,et al.  A 0.8-mW 55-GHz Dual-Injection-Locked CMOS Frequency Divider , 2008, IEEE Transactions on Microwave Theory and Techniques.

[11]  M. Elmasry,et al.  A wideband sigma-delta phase-locked-loop modulator for wireless applications , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[12]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[13]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .