Contention-Aware Mapping and Scheduling Optimization for NoC-Based MPSoCs (Student Abstract)
暂无分享,去创建一个
We consider spacial and temporal aspects of communication to avoid contention in Network-on-Chip (NoC) architectures. A constraint model is constructed such that the design concerns can be evaluated, and an efficient evolutionary algorithm with various heuristics is proposed to search for better solutions. Experimentations from random benchmarks demonstrate the efficiency of our method in multi-objective optimization and the effectiveness of our techniques in avoiding network contention.
[1] Edwin Hsing-Mean Sha,et al. Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Santanu Chattopadhyay,et al. A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..
[3] Radu Marculescu,et al. Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.