An experimental soft-error-immune 64-kbit 3-ns ECL bipolar RAM

An experimental soft-error-immune 64-kbit 3-ns ECL RAM has been developed. This high performance is achieved by using a soft-error-immune switched-load-resistor memory cell with clamp transistors, an upward-transistor decoder utilizing a SIdewall-base COntact Structure (SICOS) upward transistor for the AND gate, a Darlington word driver with advanced discharge circuits, and 0.8- mu m SICOS technology. High-load and low-load resistors in this new memory cell are formed by using double-layer polysilicon for the base and emitter electrodes in the SICOS structure. This results in a small cell size (498 mu m/sup 2/) and a reasonable chip size (85.8 mm/sup 2/). An accelerated soft-error test using americium alpha source shows that the new 64-kbit RAM has sufficient soft-error immunity, in spite of its small cell capacitance which is about one third that of conventional RAM's. In addition to the new memory cell, the upward-transistor decoder and the Darlington word driver with advanced discharge circuits make it possible to realize a high-speed, large-capacity bipolar RAM, while maintaining soft-error immunity. >

[1]  K. Ogiue,et al.  An ECL 4K-Bit Bipolar RAM with an Effective Access Time of 2.5NS and On-Chip Address Latches , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  Kazuo Nakazato,et al.  Soft-error immune switched-load-resistor memory cell , 1987, 1987 Symposium on VLSI Technology.

[3]  S. Aihara,et al.  An ECL 2.8ns 16K RAM with 1.2K logic gate array , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  K. Washio,et al.  63 ps ECL circuits using advanced SICOS technology , 1986, 1986 International Electron Devices Meeting.

[5]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[6]  D.D. Tang,et al.  Soft error rates in static bipolar RAMs , 1983, 1983 International Electron Devices Meeting.

[7]  Ching-Te Chuang,et al.  A subnanosecond 5-kbit bipolar ECL RAM , 1988 .

[8]  K. Higeta,et al.  High capacitance ultra-thin Ta2O5dielectric film applied to a high-speed bipolar memory cell , 1985, 1985 International Electron Devices Meeting.

[9]  Kenichi Ohhata,et al.  An experimental soft-error immune 64-Kb 3 ns ECL bipolar RAM , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[10]  T. Awaya,et al.  64Kb ECL RAM with redundancy , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.