A Class-D CMOS DCO with an on-chip LDO

This paper presents the co-design of a class-D digitally-controlled oscillator (DCO) and a low-dropout voltage regulator (LDO) generating the supply voltage for the DCO. Despite the high intrinsic supply pushing of the class-D oscillator topology, the LDO noise has only a very marginal impact on the DCO phase noise. The class-D DCO and LDO have been integrated in a 65 nm CMOS process without any thick top metal layer. The oscillation frequency is tunable between 3.0 GHz and 4.3 GHz, for a tuning range of 36%, with a fine frequency step below 3kHz and a fine frequency range of 10 MHz (both measured at 3GHz). Drawing 9.0 mA from 0.4V (corresponding to an unregulated supply voltage of 0.6 V), the phase noise is -145.5 dBc/Hz at a 10 MHz offset from a 3.0GHz carrier. The resulting FoM is 189.5 dBc/Hz, and varies less than 1dB across the tuning range. The FoM increases to above 190 dBc/Hz when the regulated supply voltage is 0.5 V.

[1]  Y. Liu,et al.  A 9 GHz dual-mode digitally controlled oscillator for GSM/UMTS transceivers in 65 nm CMOS , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[2]  Pietro Andreani,et al.  21.6 A 2.4-to-5.3GHz dual-core CMOS VCO with concentric 8-shaped coils , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  T. Kwasniewski,et al.  A 3.3 GHz LC-based digitally controlled oscillator with 5kHz frequency resolution , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[4]  M. Nagata,et al.  5.8 GHz RF Transceiver LSI Including On-Chip Matching Circuits , 2006, 2006 Bipolar/BiCMOS Circuits and Technology Meeting.

[5]  R.B. Staszewski,et al.  A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[6]  Pietro Andreani,et al.  A 36mW/9mW power-scalable DCO in 55nm CMOS for GSM/WCDMA frequency synthesizers , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Behzad Razavi,et al.  A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation , 2003 .

[8]  Robert B. Staszewski,et al.  Third-harmonic injection technique applied to a 5.87-to-7.56GHz 65nm CMOS Class-F oscillator with 192dBc/Hz FOM , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Keisuke Ueda,et al.  A Δ∑-modulator-less digitally-controlled oscillator using fractional capacitors for GSM/EDGE transmitter , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[10]  Luca Fanori,et al.  Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning , 2010, IEEE Journal of Solid-State Circuits.

[11]  Pietro Andreani,et al.  Highly Efficient Class-C CMOS VCOs, Including a Comparison With Class-B VCOs , 2013, IEEE Journal of Solid-State Circuits.

[12]  Pietro Andreani,et al.  Class-D CMOS Oscillators , 2013, IEEE Journal of Solid-State Circuits.

[13]  Ehsan Afshari,et al.  A Low-Phase-Noise Wide-Tuning-Range Oscillator Based on Resonant Mode Switching , 2012, IEEE Journal of Solid-State Circuits.