论文信息 - All digital 625Mbps & 2.5Gbps deskew buffer design

All digital 625Mbps & 2.5Gbps deskew buffer design

This paper describes an all digital 625Mbps and 2.5Gbps de-skew design for data recovery. It uses a confidence counter to serve as the loop filter that greatly reduces the circuit complexity and improves the jitter compression. The 625Mbps version has been implemented using TSMC 0.18/spl mu/m 1P6M CMOS technology. Measurement results show that the phase resolution is 100ps and the de-skew range is 1.6ns. The output jitter is 48ps and the power consumption is 3.8 mW. For the 2.5Gbps version, the simulation results show that the timing resolution is 26ps, the total de-skew range is 400ps, the output jitter is 26.5ps, and the power consumption is 16 mW.

Hung-Wen Lu | Chau-Chin Su | Yin-Tin Chang

[1] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[2] B. Razavi,et al. Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[3] Shen-Iuan Liu,et al. Clock-deskew buffer using a SAR-controlled delay-locked loop , 2000, IEEE Journal of Solid-State Circuits.

[4] Shen-Iuan Liu,et al. A one-wire approach for skew-compensating clock distribution based on bidirectional techniques , 2001 .

[5] Shen-Iuan Liu,et al. Low-power clock-deskew buffer for high-speed digital circuits , 1999 .

[6] Ching-Che Chung,et al. An all-digital phase-locked loop for high-speed clock generation , 2003 .