VS-ISA: A Video Specific Instruction Set Architecture for ASIP Design

This paper describes a novel video specific instruction set architecture for ASIP design. With SIMD (Single Instruction Multiple Data) instructions, and video specific instructions, an instruction set architecture is introduced to enhance the performance for video applications. Furthermore, we quantify the improvement on H.263 encoding. In this paper, we evaluate and compare the performance of VS ISA (Video Specific Instruction Set Architecture), other DSPs (digital signal processors) and conventional SIMD media extensions in the context of video coding. Our evaluation results show that VS ISA improves the processor?s performance by approximate 5x on H.263 encoding, and VS ISA outperforms other architectures by 1.6x to 8.57x in computing IDCT.

[1]  Ruby B. Lee.  Multimedia extensions for general-purpose processors , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[2]  I. Kuroda,et al.  Multimedia processors , 1998, Proc. IEEE.

[3]  G.S. Moschytz,et al.  Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[4]  Kurt Keutzer,et al.  Building ASIPs: The Mescal Methodology , 2006 .

[5]  M. Benmohammed,et al.  ASIP micro-code generation from high-level specifications , 2004, Proceedings. 2004 International Conference on Information and Communication Technologies: From Theory to Applications, 2004..

[6]  K. Kucukcakar.  An ASIP design methodology for embedded systems , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[7]  Rainer Leupers,et al.  Customizable Embedded Processors: Design Technologies and Applications , 2006 .

[8]  Andy D. Pimentel,et al.  TriMedia CPU64 architecture , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[9]  Andrew Wolfe,et al.  Available parallelism in video applications , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[10]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[11]  Kayhan Kucukcakar.  An ASIP design methodology for embedded systems , 1999 .

[12]  Yanjun Zhang,et al.  A new register file access architecture for software pipelining in VLIW processors , 2005, ASP-DAC.

[13]  N. Seshan.  High VelociTI processing [Texas Instruments VLIW DSP architecture] , 1998 .

[14]  Xu Yang,et al.  A Scaleable DSP System for ASIP Design , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[15]  Ricardo E. Gonzalez,et al.  Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.