Trends in megabit DRAMs

[1]  Y. Fukukawa,et al.  Thermal Nitridation of Silicon in Advanced LSI Processing , 1980 .

[2]  E. Doering,et al.  Storage array and sense/refresh circuit for single-transistor memory cells , 1972 .

[3]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[4]  P. Sharp,et al.  Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  B. S. Kiyoo Itoh,et al.  High-density one-device dynamic MOS memory cells , 1983 .

[6]  H. Momose,et al.  A 1.0µm N-well CMOS/Bipolar technology for VLSI circuits , 1983, 1983 International Electron Devices Meeting.

[7]  J. Schutz,et al.  A 70ns high density CMOS DRAM , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Seiichi Iwata,et al.  A Novel Tungsten Gate Technology for VLSI Applications , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[9]  R. Smith,et al.  Cost-effective yield improvement in fault-tolerant VLSI memory , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[11]  T. Mano,et al.  A submicron VLSI memory with a 4b-at-a-time built-in ECC circuit , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  S. P. Murarka,et al.  Refractory silicides for integrated circuits , 1980 .

[13]  Ashwin H. Shah,et al.  TITE RAM: A NEW SOI DRAM GAIN CELL FOR MBIT DRAM's. , 1984 .

[14]  Y. Kamigaki,et al.  An n-Well CMOS Dynamic RAM , 1982, IEEE Journal of Solid-State Circuits.

[15]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  Chenming Hu,et al.  Electrical breakdown in thin gate and tunneling oxides , 1985, IEEE Transactions on Electron Devices.

[17]  M. Koyanagi,et al.  Novel high density, stacked capacitor MOS RAM , 1978, 1978 International Electron Devices Meeting.

[18]  Shojiro Asai,et al.  Submicrometer MOSFET structure for minimizing hot-carrier generation , 1982 .

[19]  J. Yamada,et al.  Submicron VLSI memory circuits , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.