Highly-efficient thermally-tuned resonant optical filters.

We demonstrate spectral tunability for microphotonic add-drop filters manufactured as ring resonators in a commercial 130 nm SOI CMOS technology. The filters are provisioned with integrated heaters built in CMOS for thermal tuning. Their thermal impedance has been dramatically increased by the selective removal of the SOI handler substrate under the device footprint using a bulk silicon micromachining process. An overall ~20x increase in the tuning efficiency has been demonstrated with a 100 µm radius ring as compared to a pre-micromachined device. A total of 3.9 mW of applied tuning power shifts the filter resonant peak across one free spectral node of the device. The Q-factor of the resonator remains unchanged after the co-integration process and hence this device geometry proves to be fully CMOS compatible. Additionally, after the cointegration process our result of 2π shift with 3.9 mW power is among the best tuning performances for this class of devices. Finally, we examine scaling the tuning efficiency versus device footprint to develop a different performance criterion for an easier comparison to evaluate thermal tuning. Our criterion is defined as the unit of power to shift the device resonance by a full 2π phase shift.

[1]  D. Van Thourhout,et al.  Low power thermo-optic tuning of vertically coupled InP microring resonators , 2004, 16th IPRM. 2004 International Conference on Indium Phosphide and Related Materials, 2004..

[2]  H. Thacker,et al.  A tunable 1x4 silicon CMOS photonic wavelength multiplexer/demultiplexer for dense optical interconnects. , 2010, Optics express.

[3]  Suresh Sridaran,et al.  Nanophotonic devices on thin buried oxide Silicon-On-Insulator substrates. , 2010, Optics express.

[4]  Dan Song,et al.  A Fully Integrated 4 $\times$ 10-Gb/s DWDM Optoelectronic Transceiver Implemented in a Standard 0.13 $\mu{\hbox {m}}$ CMOS SOI Technology , 2006, IEEE Journal of Solid-State Circuits.

[5]  Xuezhe Zheng,et al.  Aligning Chips Face-to-Face for Dense Capacitive and Optical Communication , 2010, IEEE Transactions on Advanced Packaging.

[6]  R. Soref,et al.  The Past, Present, and Future of Silicon Photonics , 2006, IEEE Journal of Selected Topics in Quantum Electronics.

[7]  Yi Xuan,et al.  Eight-channel microring resonator array with accurately controlled channel spacing , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[8]  P. Sun,et al.  Submilliwatt thermo-optic switches using free-standing silicon-on-insulator strip waveguides. , 2010, Optics express.

[9]  Hanqing Li,et al.  Demonstration of an electronic photonic integrated circuit in a commercial scaled bulk CMOS process , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[10]  F. Gan,et al.  Maximizing the Thermo-Optic Tuning Range of Silicon Photonic Structures , 2007, 2007 Photonics in Switching.

[11]  Rajeev J Ram,et al.  Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[12]  Ashok V. Krishnamoorthy,et al.  Thermally tunable SOI CMOS photonics circuits , 2010, OPTO.

[13]  Cary Gunn,et al.  CMOS Photonics for High-Speed Interconnects , 2006, IEEE Micro.

[14]  David L. Luck,et al.  Adiabatic Resonant Microrings (ARMs) with directly integrated thermal microphotonics , 2009, 2009 Conference on Lasers and Electro-Optics and 2009 Conference on Quantum electronics and Laser Science Conference.

[15]  R. Ho,et al.  Silicon photonic WDM point-to-point network for multi-chip processor interconnects , 2008, 2008 5th IEEE International Conference on Group IV Photonics.

[16]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[17]  Mona E. Zaghloul,et al.  Hybrid postprocessing etching for CMOS-compatible MEMS , 1997 .