Skew And Delay Optimization For Reliable Buffered Clock Trees
暂无分享,去创建一个
Lawrence T. Pillage | Satyamurthy Pullela | N. Menezes | J. Omar | N. Menezes | L. Pillage | S. Pullela | J. Omar
[1] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[2] P. R. O'Brien,et al. Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.
[3] Arvind Srinivasan,et al. Clock routing for high-performance ICs , 1991, DAC '90.
[4] Jason Cong,et al. High-performance clock routing based on recursive geometric matching , 1991, 28th ACM/IEEE Design Automation Conference.
[5] Jan-Ming Ho,et al. Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[6] F. Minami,et al. Clock Tree Synthesis Based On Rc Delay Balancing , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[7] Ren-Song Tsay,et al. An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] C. L. Ratzlaff,et al. Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[9] Richard B. Watson,et al. Clock Buffer Chip With Absolute Delay Regulation Over Process And Environmental Variations , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[10] Lawrence T. Pillage,et al. Skew reduction in clock trees using wire width optimization , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[11] Lawrence T. Pileggi,et al. Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization , 1993, 30th ACM/IEEE Design Automation Conference.
[12] Paul Penfield,et al. Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.
[13] R.-S. Tsay,et al. Exact zero skew , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.