Self-Timed Realization of Combinational Logic
暂无分享,去创建一个
[1] Alexandre Yakovlev,et al. Basic Gate Implementation of Speed-Independendent Circuits , 1994, 31st Design Automation Conference.
[2] Rolf Drechsler,et al. Utilizing BDDs for disjoint SOP minimization , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[3] Ted Eugene Williams,et al. Self-timed rings and their application to division , 1992 .
[4] Alexandre Yakovlev,et al. Cost-aware synthesis of asynchronous circuits based on partial acknowledgement , 2006, ICCAD.
[5] Alex Kondratyev,et al. Design of asynchronous circuits by synchronous CAD tools , 2002, DAC '02.
[6] Steven M. Nowick,et al. Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[7] Ross Smith,et al. Asynchronous design using commercial HDL synthesis tools , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).
[8] Rolf Drechsler,et al. Spectral Techniques in VLSI CAD , 2001, Springer US.
[9] A. J. Martin,et al. The first asynchronous microprocessor: the test results , 1989, CARN.
[10] Mitchell A. Thornton,et al. Computation of disjoint cube representations using a maximal binate variable heuristic , 2002, Proceedings of the Thirty-Fourth Southeastern Symposium on System Theory (Cat. No.02EX540).
[11] Bogdan J. Falkowski,et al. An effective computer algorithm for the calculation of disjoint cube representation of Boolean functions , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.
[12] Eby G. Friedman,et al. System Timing , 2000, The VLSI Handbook.
[13] Jens Sparsø,et al. Delay-insensitive multi-ring structures , 1993, Integr..
[14] Niraj K. Jha,et al. An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Doug A. Edwards,et al. Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.
[16] Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits , 1990 .