GNN4IP: Graph Neural Network for Hardware Intellectual Property Piracy Detection
暂无分享,去创建一个
Mohammad Abdullah Al Faruque | Emad Kasaeyan Naeini | Rozhin Yasaei | Shih-Yuan Yu | M. A. Faruque | Shi Yu | Rozhin Yasaei
[1] Mohammad Abdullah Al Faruque,et al. HTnet: Transfer Learning for Golden Chip-Free Hardware Trojan Detection , 2021, 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[2] Max Welling,et al. Semi-Supervised Classification with Graph Convolutional Networks , 2016, ICLR.
[3] Akash Kumar,et al. Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[4] Ozgur Sinanoglu,et al. Raise Your Game for Split Manufacturing: Restoring the True Functionality Through BEOL , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).
[5] Jeyavijayan Rajendran,et al. Security analysis of integrated circuit camouflaging , 2013, CCS.
[6] Farinaz Koushanfar,et al. Active Hardware Metering by Finite State Machine Obfuscation , 2017 .
[7] Shinya Takamaeda-Yamazaki,et al. Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL , 2015, ARC.
[8] Jeyavijayan Rajendran,et al. Removal Attacks on Logic Locking and Camouflaging Techniques , 2020, IEEE Transactions on Emerging Topics in Computing.
[9] Mohammad Abdullah Al Faruque,et al. GNN4TJ: Graph Neural Networks for Hardware Trojan Detection at Register Transfer Level , 2021, 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[10] Siavash Bayat-Sarmadi,et al. Towards side channel secure cyber-physical systems , 2018, 2018 Real-Time and Embedded Systems and Technologies (RTEST).
[11] J. R. Scotti,et al. Available From , 1973 .
[12] Mohammad Abdullah Al Faruque,et al. IoT-CAD: Context-Aware Adaptive Anomaly Detection in IoT Systems Through Sensor Association , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).
[13] Zhi Jin,et al. Detecting Code Clones with Graph Neural Network and Flow-Augmented Abstract Syntax Tree , 2020, 2020 IEEE 27th International Conference on Software Analysis, Evolution and Reengineering (SANER).
[14] Mohammad Abdullah Al Faruque,et al. Brain-Inspired Golden Chip Free Hardware Trojan Detection , 2021, IEEE Transactions on Information Forensics and Security.
[15] Ankur Srivastava,et al. Mitigating SAT Attack on Logic Locking , 2016, CHES.
[16] Puneet Gupta,et al. Reverse Engineering for 2.5-D Split Manufactured ICs , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Le Song,et al. Neural Network-based Graph Embedding for Cross-Platform Binary Code Similarity Detection , 2018 .
[18] Meng Li,et al. Provably secure camouflaging strategy for IC protection , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[19] Ankur Srivastava,et al. Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[20] Chip-Hong Chang,et al. Hardware IP Watermarking and Fingerprinting , 2016 .
[21] Jaewoo Kang,et al. Self-Attention Graph Pooling , 2019, ICML.
[22] Christof Paar,et al. Graph Similarity and its Applications to Hardware Security , 2020, IEEE Transactions on Computers.
[23] Jeyavijayan Rajendran,et al. Is split manufacturing secure? , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[24] Yiorgos Makris,et al. DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY , 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC).
[25] Philip S. Yu,et al. A Comprehensive Survey on Graph Neural Networks , 2019, IEEE Transactions on Neural Networks and Learning Systems.
[26] Houman Homayoun,et al. R2AD: Randomization and Reconstructor-based Adversarial Defense on Deep Neural Network , 2020, MLCAD.
[27] Siddharth Garg,et al. The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.