Technology remapping for engineering change with wirelength consideration
暂无分享,去创建一个
[1] Yao-Wen Chang,et al. ECO timing optimization using spare cells , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[2] M. Marek-Sadowska,et al. Logic synthesis for engineering change , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Malgorzata Marek-Sadowska,et al. ECO-Map: Technology remapping for post-mask ECO using simulated annealing , 2008, 2008 IEEE International Conference on Computer Design.
[4] Igor L. Markov,et al. Reap what you sow: spare cells for post-silicon metal fix , 2008, ISPD '08.
[5] Daniel Brand,et al. Incremental synthesis , 1994, ICCAD '94.
[6] Kuang-Yao Lee,et al. On Using Spare Cells for Functional Changes with Wirelength Consideration , 2009 .
[7] Amit Kumar,et al. An ECO Technique for Removing Crosstalk Violations in Clock Networks , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[8] Malgorzata Marek-Sadowska,et al. Engineering change using spare cells with constant insertion , 2007, ICCAD.
[9] Kurt Keutzer. DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.