RRAM Solutions for Stochastic Computing

Stochastic computing is a low-cost form of computing. To perform stochastic computing, inputs need to be converted to stochastic bit streams using stochastic number generators (SNGs). The random number generation presents a significant overhead, which partially defeats the benefits of stochastic computing. In this work, we show that stochastic computing can be implemented in memory, through temporally varying resistive RAM (RRAM) devices. We can take advantage of the temporal variations in the resistance switching of RRAM devices for stochastic computing. By adopting a group write approach, an RRAM memory can be used to generate random bit streams and reshuffle bit streams, accomplishing two essential functions for stochastic computing without expensive SNGs. We demonstrate in-memory stochastic computing in two test applications, a gradient descent solver and a k-means clustering processor.

[1]  Zhengya Zhang,et al.  A Native Stochastic Computing Architecture Enabled by Memristors , 2014, IEEE Transactions on Nanotechnology.

[2]  Amine Bermak,et al.  A 96 /spl times/ 64 intelligent digital pixel array with extended binary stochastic arithmetic , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Rainer Waser,et al.  Voltage-time dilemma of pure electronic mechanisms in resistive switching memory cells , 2010 .

[4]  R. Williams,et al.  Measuring the switching dynamics and energy efficiency of tantalum oxide memristors , 2011, Nanotechnology.

[5]  H. Ahn,et al.  Realization of vertical resistive memory (VRRAM) using cost effective 3D process , 2011, 2011 International Electron Devices Meeting.

[6]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[7]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .

[8]  Shen-Iuan Liu,et al.  CMOS exponential function generator , 2003 .

[9]  Shahed U. M. Khan,et al.  Optimum Conditions for Efficient Hydrogen Generation by Water Electrolysis in an Electrochemical Cell Powered either by Power Supply or Solar Cells , 2013 .

[10]  Howard C. Card,et al.  Stochastic arithmetic implementations of neural networks with in situ learning , 1993, IEEE International Conference on Neural Networks.

[11]  Shimeng Yu,et al.  On the Switching Parameter Variation of Metal Oxide RRAM—Part II: Model Corroboration and Device Design Strategy , 2012, IEEE Transactions on Electron Devices.

[12]  D BrownBradley,et al.  Stochastic Neural Computation II , 2001 .

[13]  An Chen,et al.  Variability of resistive switching memories and its impact on crossbar array performance , 2011, 2011 International Reliability Physics Symposium.

[14]  Vincent C. Gaudet,et al.  Iterative decoding using stochastic computation , 2003 .

[15]  Xin Li,et al.  An Architecture for Fault-Tolerant Computation with Stochastic Logic , 2011, IEEE Transactions on Computers.

[16]  Shie Mannor,et al.  Stochastic decoding of LDPC codes , 2006, IEEE Communications Letters.

[17]  Xin Li,et al.  A reconfigurable stochastic architecture for highly reliable computing , 2009, GLSVLSI '09.

[18]  Albert Chin,et al.  Ultra-Low Switching Power RRAM Using Hopping Conduction Mechanism , 2013 .

[19]  H. Hwang,et al.  Multibit Operation of $\hbox{TiO}_{x}$ -Based ReRAM by Schottky Barrier Height Engineering , 2011, IEEE Electron Device Letters.

[20]  Jiantao Zhou,et al.  Stochastic Memristive Devices for Computing and Neuromorphic Applications , 2013, Nanoscale.

[21]  W. J. Poppelbaum,et al.  Stochastic computing elements and systems , 1967, AFIPS '67 (Fall).

[22]  Sergio L. Toral Marín,et al.  Stochastic pulse coded arithmetic , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[23]  Weikang Qian,et al.  The synthesis of robust polynomial arithmetic with stochastic logic , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[24]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[25]  Sergio Telles Ribeiro,et al.  Random-Pulse Machines , 1967, IEEE Trans. Electron. Comput..

[26]  O. Richard,et al.  10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation , 2011, 2011 International Electron Devices Meeting.

[27]  J. MacQueen.  Some methods for classification and analysis of multivariate observations , 1967 .

[28]  W. Lu,et al.  Programmable Resistance Switching in Nanoscale Two-terminal Devices , 2008 .

[29]  Kinam Kim,et al.  A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.

[30]  Michael A. Shanblatt,et al.  Architecture and statistical model of a pulse-mode digital multilayer neural network , 1995, IEEE Trans. Neural Networks.

[31]  I. Baek,et al.  Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..