System-Level Analysis of Network Interfaces for Hierarchical MPSoCs

Network Interfaces (NIs) are used in Multiprocessor System-on-Chips (MPSoCs) to connect CPUs to a packet switched Network-on-Chip. In this work we introduce a new NI architecture for our hierarchical CoreVA-MPSoC. The CoreVA-MPSoC targets streaming applications in embedded systems. The main contribution of this paper is a system-level analysis of different NI configurations, considering both software and hardware costs for NoC communication. Different configurations of the NI are compared using a benchmark suite of 10 streaming applications. The best performing NI configuration shows an average speedup of 20 for a CoreVA-MPSoC with 32 CPUs compared to a single CPU. Furthermore, we present physical implementation results using a 28 nm FD-SOI standard cell technology. A hierarchical MPSoC with 8 CPU clusters and 4 CPUs in each cluster running at 800MHz requires an area of 4.56mm2.

[1]  Luca Fanucci,et al.  Design of an NoC Interface Macrocell with Hardware Support of Advanced Networking Functionalities , 2014, IEEE Transactions on Computers.

[2]  Ulrich Rückert,et al.  Evaluation of interconnect fabrics for an embedded MPSoC in 28 nm FD-SOI , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  William Thies,et al.  StreamIt: A Language for Streaming Applications , 2002, CC.

[4]  Benoît Dupont de Dinechin,et al.  A clustered manycore processor architecture for embedded and accelerated applications , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).

[5]  Wayne Kelly,et al.  A communication model and partitioning algorithm for streaming applications for an embedded MPSoC , 2014, 2014 International Symposium on System-on-Chip (SoC).

[6]  Kees G. W. Goossens,et al.  An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Martin Schoeberl,et al.  An area-efficient network interface for a TDM-based Network-on-Chip , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  H. Corporaal,et al.  The Impact of Higher Communication Layers on NoC Supported MP-SoCs , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[9]  Ulrich Rückert,et al.  Comparison of Shared and Private L1 Data Memories for an Embedded MPSoC in 28nm FD-SOI , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

[10]  Ulrich Rückert,et al.  A TCMS-based architecture for GALS NoCs , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[11]  Luca Benini,et al.  P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).