An Efficient Computation of Statistically Critical Sequential Paths Under Retiming

In this paper we present the statistical retiming-based timing analysis (SRTA) algorithm. The goal is to compute the timing slack distribution for the nodes in the timing graph and identify the statistically critical paths under retiming, which are the paths with a high probability of becoming timing-critical after retiming. SRTA enables the designers to perform circuit optimization on these paths to reduce the probability of them becoming timing bottleneck if the circuit is retimed as a post-process. We provide a comparison among static timing analysis (=STA), statistical timing analysis (=SSTA), retiming-based timing analysis (=RTA), and our statistical retiming-based timing analysis (SRTA). Our results show that the placement optimization based on SRTA achieves the best performance results.

[1]  Jason Cong,et al.  Retiming-based timing analysis with an application to mincut-based global placement , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sung Kyu Lim,et al.  Statistical Bellman-Ford algorithm with an application to retiming , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Hai Zhou,et al.  Clock schedule verification under process variations , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[4]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[5]  J. Quadrat,et al.  Numerical Computation of Spectral Elements in Max-Plus Algebra☆ , 1998 .

[6]  Hai Zhou,et al.  Timing yield estimation using statistical static timing analysis , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Sachin S. Sapatnekar,et al.  Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.

[8]  K. Ravindran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Andreas Kuehlmann,et al.  Physical placement driven by sequential timing analysis , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[10]  Payman Zarkesh-Ha,et al.  Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Yu Hen Hu,et al.  Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining , 2004, Proceedings. 41st Design Automation Conference, 2004..

[12]  C. L. Liu,et al.  Optimal clock period clustering for sequential circuits with retiming , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.