Impact of gate engineering in enhancement mode n++GaN/InAlN/AlN/GaN HEMTs

Abstract This paper illustrate the effect of gate material engineering on the performance of enhancement mode n ++ GaN/InAlN/AlN/GaN high electron mobility transistors (HEMTs). A comparative analysis of key device parameters is discussed for the Triple Material Gate (TMG), Dual Material Gate (DMG) and the Single Material Gate (SMG) structure HEMTs by considering the same device dimensions. The simulation results shows that an significant improvement is noticed in the key analysis parameters such as drain current (I d ), transconductance (g m ), cut off frequency (f T ), RF current gain, maximum cut off frequency (f max ) and RF power gain of the gate material engineered devices with respect to SMG normally off n ++ GaN/InAlN/AlN/GaN HEMTs. This improvement is due to the existence of the perceivable step in the surface potential along the channel which successfully screens the drain potential variation in the source side of the channel for the gate engineering devices. The analysis suggested that the proposed TMG and DMG engineered structure enhancement mode n ++ GaN/InAlN/AlN/GaN HEMTs can be considered as a potential device for future high speed, microwave and digital application.

[1]  Chandan Kumar Sarkar,et al.  Effect of gate engineering in double-gate MOSFETs for analog/RF applications , 2012, Microelectron. J..

[2]  D. H. Brown,et al.  Design and characterization of a step-recovery switching transistor , 1968 .

[3]  D. Pavlidis,et al.  Investigation of the impact of Al mole-fraction on the consequences of RF stress on Al/sub x/Ga/sub 1-x/N/GaN MODFETs , 2005, IEEE Transactions on Electron Devices.

[4]  Xiang Gao,et al.  Al2O3 passivated InAlN/GaN HEMTs on SiC substrate with record current density and transconductance , 2010 .

[5]  Eric Feltin,et al.  Two-dimensional electron gas density in Al1-xInxN/AlN/GaN heterostructures (0.03 <= x <= 0.23) , 2008 .

[6]  J. Carlin,et al.  Analysis of degradation mechanisms in lattice-matched InAlN/GaN high-electron-mobility transistors , 2009 .

[7]  P. Vijayakumar,et al.  Subthreshold performance of gate engineered FinFET devices and circuit with high-k dielectrics , 2013, Microelectron. Reliab..

[8]  Subhasis Haldar,et al.  Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency , 2002 .

[9]  Masayuki Abe,et al.  Short-channel effects in subquarter-micrometer-gate HEMTs: simulation and experiment , 1989 .

[10]  R. H. Jansen,et al.  Optimisation of AlInN/GaN HEMT structures , 2008 .

[11]  R. S. Gupta,et al.  Analytical modeling and simulation of subthreshold behavior in nanoscale dual material gate AlGaN/GaN HEMT , 2008 .

[12]  Patrick Fay,et al.  245-GHz InAlN/GaN HEMTs With Oxygen Plasma Treatment , 2011, IEEE Electron Device Letters.

[13]  Chandan Kumar Sarkar,et al.  Performance assessment of gate material engineered AlInN/GaN underlap DG MOSFET for enhanced carrier transport efficiency , 2013 .

[14]  Paul Saunier,et al.  Effects of AlGaN/GaN HEMT structure on RF reliability , 2005 .

[16]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[17]  M. Abe,et al.  Performance of a quarter-micrometer-gate ballistic electron HEMT , 1987, IEEE Electron Device Letters.

[18]  M.J. Kumar,et al.  Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs , 2004, IEEE Transactions on Electron Devices.

[19]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[20]  S. Keller,et al.  AlGaN/GaN high electron mobility transistors with InGaN back-barriers , 2006, IEEE Electron Device Letters.

[21]  C. Gaquière,et al.  Proposal and Performance Analysis of Normally Off $ \hbox{n}^{++}$ GaN/InAlN/AlN/GaN HEMTs With 1-nm-Thick InAlN Barrier , 2010, IEEE Transactions on Electron Devices.

[22]  J. Kuzmik,et al.  Power electronics on InAlN/(In)GaN: Prospect for a record performance , 2001, IEEE Electron Device Letters.

[23]  M. Jagadesh Kumar,et al.  Compact Analytical Model of Dual Material Gate Tunneling Field-Effect Transistor Using Interband Tunneling and Channel Transport , 2014, IEEE Transactions on Electron Devices.

[24]  C. Gaquiere,et al.  Can InAlN/GaN be an alternative to high power / high temperature AlGaN/GaN devices? , 2006, 2006 International Electron Devices Meeting.

[25]  M.J. Kumar,et al.  A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation , 2005, IEEE Transactions on Nanotechnology.

[26]  E. Kohn,et al.  Barrier-Layer Scaling of InAlN/GaN HEMTs , 2008, IEEE Electron Device Letters.

[27]  Influence of barrier thickness on AlInN/GaN underlap DG MOSFET device performance , 2013 .

[28]  K. Chin,et al.  Dual material gate field effect transistor (DMGFET) , 1997, International Electron Devices Meeting. IEDM Technical Digest.