3D heterogeneous integrated systems: Liquid cooling, power delivery, and implementation

This paper describes a novel 3D integration technology that enables the integration of electrical, optical, and microfluidic interconnects in a 3D die stack. The electrical interconnects are used to provide power delivery and signaling, the optical interconnects are used to enable optical signal routing to all levels of the 3D stack, and the microfluidic interconnects are used to cool each level in the 3D stack and thus enable stacking of high-performance (high-power) dice. These interconnects are integrated in a 3D stack both as through-silicon vias (TSVs) and as input/output (I/O) interconnects. Design trade-offs (TSV density, power supply noise, thermal resistance, and pump size), fabrication, and assembly are reported.

[1]  Bing Dang,et al.  Integrated Input/Output Interconnection and Packaging for GSI , 2006 .

[2]  J. Lu,et al.  A wafer-scale 3D IC technology platform using dielectric bonding glues and copper damascene patterned inter-wafer interconnects , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[3]  J.D. Meindl,et al.  Sea of polymer pillars: compliant wafer-level electrical-optical chip I/O interconnections , 2003, IEEE Photonics Technology Letters.

[4]  P. Griffin,et al.  Integration of Germanium-on-Insulator and Silicon MOSFETs on a Silicon Substrate , 2006, IEEE Electron Device Letters.

[5]  J. Meindl,et al.  Probe Module for Wafer-Level Testing of Gigascale Chips With Electrical and Optical I/O Interconnects , 2005 .

[6]  H. Thacker,et al.  Optical Through-Wafer Interconnects for 3D Hyper-Integration , 2006, LEOS 2006 - 19th Annual Meeting of the IEEE Lasers and Electro-Optics Society.

[7]  C.K. Chen,et al.  A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.

[8]  Muhannad S. Bakir,et al.  Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[9]  J.D. Meindl,et al.  Integrated thermal-fluidic I/O interconnects for an on-chip microchannel heat sink , 2006, IEEE Electron Device Letters.

[10]  Piero Pianetta,et al.  Lamellar crystallization of silicon for 3-dimensional integration , 2007 .

[11]  J.D. Meindl,et al.  3D stacking of chips with electrical and microfluidic I/O interconnects , 2008, 2008 58th Electronic Components and Technology Conference.

[12]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[13]  J. Meindl,et al.  Wafer-level microfluidic cooling interconnects for GSI , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[14]  J. Early,et al.  Speed, power and component density in multielement high-speed logic systems , 1960 .

[15]  J. Scholvin,et al.  A through-wafer interconnect in silicon for RFICs , 2004, IEEE Transactions on Electron Devices.

[16]  James D. Meindl,et al.  Prospects for Wafer-Level Testing of Gigascale Chips with Electrical and Optical I/O Interconnects , 2006, 2006 IEEE International Test Conference.

[17]  Ghavam G. Shahidi,et al.  Evolution of CMOS Technology at 32 nm and Beyond , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[18]  R. Reif,et al.  A back-to-face silicon layer stacking for three-dimensional integration , 2005, 2005 IEEE International SOI Conference Proceedings.

[19]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[20]  Eric Beyne,et al.  Recent Advances in 3D Integration at IMEC , 2006 .

[21]  Tadahiro Kuroda,et al.  Wideband Inductive-coupling Interface for High-performance Portable System , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[22]  Gang Huang,et al.  Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[23]  Payman Zarkesh-Ha,et al.  Global interconnect design in a three-dimensional system-on-a-chip , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.