Stress Analysis and Design Optimization for Low- $k$ Chip With Cu Pillar Interconnection
暂无分享,去创建一个
Xiaowu Zhang | Jong-Kai Lin | K. Y. Au | Fa Xing Che | Keng Yuen Au | Hsiang-Yao Hsiao | Xiaowu Zhang | F. Che | H. Hsiao | Jong-Kai Lin
[1] F. X. Che,et al. Thermo-compression bonding assembly process and reliability studies of Cu pillar bump on Cu/Low-K Chip , 2014, 2014 IEEE 16th Electronics Packaging Technology Conference (EPTC).
[2] Jin Young Kim,et al. Below 45nm low-k layer stress minimization guide for high-performance flip-chip packages with copper pillar bumping , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[3] Chang-Chun Lee,et al. Cracking energy estimation of ultra low-k package using novel prediction approach combined with global-local modeling technique , 2008 .
[4] Young-Chang Joo,et al. Effect of low- k dielectric on stress and stress-induced damage in Cu interconnects , 2004 .
[5] Nokibul Islam,et al. Optimization of Compression Bonding processing temperature for fine pitch Cu-column flip chip devices , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).
[6] Chirag Shah,et al. Chip-package interaction: Challenges and solutions to mechanical stability of Back end of Line at 28nm node and beyond for advanced flip chip application , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).
[8] M. Gaynes,et al. Wafer level underfill for area array Cu pillar flip chip packaging of ultra low-k chips on organic substrates , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[9] Yu-Lin Shen,et al. Analysis of thermal stresses in copper interconnect/low-k dielectric structures , 2005 .
[10] C. Zhan,et al. Evaluation of Cu/SnAg microbump bonding processes for 3D integration using wafer‐level underfill film , 2012 .
[11] Don Son Jiang,et al. Stress simulation and design optimal study for Cu pillar bump structure , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).
[12] Guotao Wang,et al. Chip-packaging interaction: a critical concern for Cu/low k packaging , 2005, Microelectron. Reliab..
[13] F. X. Che,et al. Fatigue Reliability Analysis of Sn–Ag–Cu Solder Joints Subject to Thermal Cycling , 2013, IEEE Transactions on Device and Materials Reliability.
[14] Xiaowu Zhang,et al. Characterization and Modeling of Fine-Pitch Copper Ball Bonding on a Cu/Low-k Chip , 2015, Journal of Electronic Materials.
[15] O. van der Sluis,et al. Analysis of Cu/low-k bond pad delamination by using a novel failure index , 2005 .
[16] Bart Vandevelde,et al. Chip-Package Interaction in 3D stacked IC packages using Finite Element Modelling , 2014, Microelectron. Reliab..