CMOL implementation of spiking neurons and spike‐timing dependent plasticity

Successful implementation of spiking neural networks onto CMOS-Molecular (CMOL) architecture has already been proposed, but the ability of dynamic learning has not yet been addressed. Here, we propose a spiking neural topology with spike-timing-dependent learning ability and provide its basic building blocks that are easily mapped onto CMOL architecture. The learning method modifies state of synaptic switches, using spatially and temporally local information which is available at the synapse when state modification is performed. The performance of the proposed topology is analyzed with regards to pre- and post-synaptic spike timing, and simulation results are provided for a synapse with spike-timing-dependent plasticity properties. Furthermore, its performance as spike-timing correlation learning and synchrony detection in a small feed-forward network is demonstrated as a case example. Copyright © 2010 John Wiley & Sons, Ltd.

[1]  Henry Markram,et al.  On the computational power of circuits of spiking neurons , 2004, J. Comput. Syst. Sci..

[2]  Wofgang Maas,et al.  Networks of spiking neurons: the third generation of neural network models , 1997 .

[3]  Ahmad Ayatollahi,et al.  STDP implementation using memristive nanodevice in CMOS-Nano neuromorphic networks , 2009, IEICE Electron. Express.

[4]  Atsushi Iwata,et al.  A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory , 2006, IEICE Trans. Electron..

[5]  Eugene M. Izhikevich,et al.  Relating STDP to BCM , 2003, Neural Computation.

[6]  John G. Harris,et al.  Time-mode circuits for analog computation , 2009 .

[7]  G. Bi,et al.  Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[8]  R. Williams,et al.  Nano/CMOS architectures using a field-programmable nanowire interconnect , 2007 .

[9]  Árpád I. Csurgay,et al.  On circuit models for quantum‐classical networks , 2007, Int. J. Circuit Theory Appl..

[10]  Eugene M. Izhikevich,et al.  Which model to use for cortical spiking neurons? , 2004, IEEE Transactions on Neural Networks.

[11]  Özgür Türel,et al.  CrossNets: possible neuromorphic networks based on nanoscale components , 2003, Int. J. Circuit Theory Appl..

[12]  Florentin Wörgötter,et al.  How the Shape of Pre- and Postsynaptic Signals Can Influence STDP: A Biophysical Model , 2004, Neural Computation.

[13]  G. Snider,et al.  Self-organized computation with unreliable, memristive nanodevices , 2007 .

[14]  Changjian Gao,et al.  Cortical Models Onto CMOL and CMOS— Architectures and Performance/Price , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Konstantin K. Likharev,et al.  Defect‐tolerant nanoelectronic pattern classifiers , 2007, Int. J. Circuit Theory Appl..

[16]  Jung Hoon Lee,et al.  CMOL CrossNets as Pattern Classifiers , 2005, IWANN.

[17]  Konstantin K. Likharev,et al.  Neuromorphic architectures for nanoelectronic circuits , 2004, Int. J. Circuit Theory Appl..

[18]  Mahmoud Ahmadian,et al.  Design and evaluation of basic standard encryption algorithm modules using nanosized complementary metal–oxide–semiconductor–molecular circuits , 2006 .

[19]  György Cserey,et al.  Stochastic bitstream-based CNN and its implementation on FPGA , 2009 .

[20]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[21]  L. Abbott,et al.  Competitive Hebbian learning through spike-timing-dependent synaptic plasticity , 2000, Nature Neuroscience.

[22]  Frank S. Werblin,et al.  Analysis of the interaction between the retinal ON and OFF channels using CNN-UM models , 2009 .

[23]  D. Debanne,et al.  Long‐term synaptic plasticity between pairs of individual CA3 pyramidal cells in rat hippocampal slice cultures , 1998, The Journal of physiology.

[24]  J. Leo van Hemmen,et al.  Modeling Synaptic Plasticity in Conjunction with the Timing of Pre- and Postsynaptic Action Potentials , 2000, Neural Computation.

[25]  Tamás Roska,et al.  Function‐in‐layout: a demonstration with bio‐inspired hyperacuity chip , 2007, Int. J. Circuit Theory Appl..

[26]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[27]  D. Strukov,et al.  Prospects for terabit-scale nanoelectronic memories , 2004 .

[28]  André DeHon,et al.  Nanowire-based programmable architectures , 2005, JETC.

[29]  Vittorio Dante,et al.  A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory , 2003, IEEE Trans. Neural Networks.

[30]  H. Markram,et al.  Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPs , 1997, Science.

[31]  J. Hoekstra.  Towards a circuit theory for metallic single-electron tunnelling devices , 2007, Int. J. Circuit Theory Appl..

[32]  Michael E. Hasselmo,et al.  2005 Special Issue , 2005 .

[33]  Wancheng Zhang,et al.  CMOL-Based Cellular Neural Networks and Parallel Processor for Future Image Processing , 2008, 2008 8th IEEE Conference on Nanotechnology.