Entropy CODEC from behavioral description based LSI-CAD for fully programmable image coding system

Entropy coding, as used for lossless compression in image coding, is dominated by serial bit processing on variable wordlength data. Digital signal processors (DSPs), in which pipeline processors play a central role, fail to yield adequate performance for this kind of application. This paper proposes a new approach that fulfills the two requirements for bit processing, the dominant task in entropy coding: high-performance and functional flexibility. This approach is based on Amphibious logic combining a high-level design LSI-CAD system with a functionally reconfigurable Field Programmable Gate Array (FPGA). Functions are programmed via a behavioral description program in a high-level design LSI-CAD system. In order to show the effectiveness of the newly proposed Amphibious logic approach, we designed JPEG-type Huffman and arithmetic CODECs for encoding still images. A comparison with the results of the processing speeds of DSPs and general-purpose microprocessors proves that the Amphibious logic is indeed possible to attain the dual goals of high performance and programmability. The proposed approach can be used to augment a conventional DSP by allocating the functions of numerical processing and bit stream processing, as used in image coding algorithms, between DSPs and FPGAs.

[1]  R. C. Fairfield,et al.  An LSI digital encryption processor (DEP) , 1985, CRYPTO 1985.

[2]  Yukihiro Nakamura,et al.  An Integrated Logic Design Environment Based on Behavioral Description , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Sadayasu Ono,et al.  A 15 GFLOPS Parallel DSP System for Super High Definition Image Processing , 1992 .

[4]  Shawmin Lei,et al.  An entropy coding system for digital HDTV applications , 1991, IEEE Trans. Circuits Syst. Video Technol..

[5]  Corporate Inmos Limited Transputer technical notes , 1988 .

[6]  David G. Messerschmitt,et al.  Designing a high-throughput VLC decoder. I. Parallel decoding methods , 1992, IEEE Trans. Circuits Syst. Video Technol..

[7]  Shih-Fu Chang,et al.  Designing high-throughput VLC decoder. I. Concurrent VLSI architectures , 1992, IEEE Trans. Circuits Syst. Video Technol..

[8]  Andrew Haines Field-programmable gate array with non-volatile configuration , 1989, Microprocess. Microsystems.

[9]  Kiyoshi Oguri,et al.  Multi-level logic optimization for large scale ASICs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  G.S. Moschytz,et al.  Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[11]  野田 嗣男,et al.  MB86356カラ-静止画像圧縮伸張LSI (半導体-2- ) , 1992 .

[12]  Paul Wintz,et al.  Digital image processing (2nd ed.) , 1987 .

[13]  A. Nagoya,et al.  A hierarchical behavioural description based CAD system , 1990, [Proceedings] EURO ASIC `90.

[14]  Sadayasu Ono,et al.  Super high definition image digitizing system , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.