Millimeter-Wave Low Power and Miniature CMOS Multicascode Low-Noise Amplifiers with Noise Reduction Topology

In this paper, the design and analysis of CMOS multicascode configuration with noise reduction topology are proposed. Two low power and miniature low-noise amplifiers (LNAs) were designed and fabricated for demonstration. One with cascode device was designed at V -band in 65-nm process, and the other with triple-cascode structure was fabricated at Q -band in 0.13-¿ m technology. To minimize the noise figure and maximize the small-signal gain, inductors are designed and placed between transistors of the cascode and triple-cascode configurations. Based on this approach, the Q-band LNA has a gain of 14.3 dB and a noise figure of 3.8 dB at 38 GHz, with a power consumption of 28.8 mW. The V-band LNA presents a gain of 14.4 dB and a noise figure of 4.5 dB at 54.5 GHz, with a power consumption of 10 mW. The chip size of the V- and Q-band LNAs are 0.55 × 0.45 mm2 and 0.42 × 0.6 mm2, including all the testing pads. Compared with the conventional cascode LNAs, the proposed cascode LNA shows better noise figure and lower power consumption whereas the triple-cascode LNA features higher gain performance.

[1]  Kun-You Lin,et al.  A miniature Q-band CMOS LNA with triple-cascode topology , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[2]  M. Rodwell,et al.  Millimeter-wave CMOS circuit design , 2005, IEEE Transactions on Microwave Theory and Techniques.

[3]  F. Ellinger.  26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.

[4]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[5]  M. Tutt,et al.  Wideband PA and LAN for 60-GHz Radio in 90-nm LP CMOS Technology , 2008, 2008 IEEE Compound Semiconductor Integrated Circuits Symposium.

[6]  Zuo-Min Tsai,et al.  A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors , 2006, IEEE Transactions on Microwave Theory and Techniques.

[7]  Zuo-Min Tsai,et al.  A 10.8-GHz CMOS Low-Noise Amplifier Using Parallel-Resonant Inductor , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[8]  Zuo-Min Tsai,et al.  A 71–76 GHz chip set for wireless communication in 65-nm CMOS technology , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[9]  D. Ritter,et al.  A 25 GHz 3.3 dB NF low noise amplifier based upon slow wave transmission lines and the 0.18 μm CMOS technology , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[10]  H. Zirath,et al.  90 nm CMOS MMIC amplifier , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[11]  Jeng-Han Tsai,et al.  A miniature Q-band low noise amplifier using 0.13-/spl mu/m CMOS technology , 2006 .

[12]  Ulrich Langmann,et al.  A 22.3dB Voltage Gain 6.1dB NF 60GHz LNA in 65nm CMOS with Differential Output , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Huei Wang,et al.  A Miniature V-band 3-Stage Cascode LNA in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  Cheon-Soo Kim,et al.  A fully-integrated +23-dBm CMOS triple cascode linear power amplifier with inner-parallel power control scheme , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[15]  K. Soumyanath,et al.  A 64GHz 6.5 dB NF 15.5 dB gain LNA in 90nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[16]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[17]  Antonio Liscidini,et al.  Common Gate Transformer Feedback LNA in a High IIP3 Current Mode RF CMOS Front-End , 2006, IEEE Custom Integrated Circuits Conference 2006.

[18]  K. Soumyanath,et al.  A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[19]  K.-Y. Lin,et al.  A 24-GHz 3.9-dB NF low-noise amplifier using 0.18 /spl mu/m CMOS technology , 2005, IEEE Microwave and Wireless Components Letters.

[20]  Mikko Kärkkäinen,et al.  Millimeter-wave amplifiers in 65-nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[21]  Jeng-Han Tsai,et al.  A Miniature Q-Band Low Noise Amplifier Using 0.13- m CMOS Technology , 2009 .

[22]  Mikko Kärkkäinen,et al.  Millimeter-Wave Integrated Circuits in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.