Observation of oxide breakdown and its effects on the characteristics of ultra-thin-oxide nMOSFET's

Ultra-thin gate oxide breakdown in nMOSFET's has been studied for an oxide thickness of 1.5 nm using constant voltage stressing. The pre- and post-oxide breakdown characteristics of the device have been compared, and the results have shown a strong dependence on the breakdown locations. The oxide breakdown near the source/drain-to-gate overlap regions was found to be more severe on the post-breakdown characteristics of the device than breakdown in the channel. This observation may be related to the dependence of breakdown on the distribution of electric field and areas of different regions within the nMOSFET under stress.

[1]  H. Iwai,et al.  1.5 nm direct-tunneling gate oxide Si MOSFET's , 1996 .

[2]  J.R. Hauser,et al.  Estimating oxide thickness of tunnel oxides down to 1.4 nm using conventional capacitance-voltage measurements on MOS capacitors , 1999, IEEE Electron Device Letters.

[3]  A. Agarwal,et al.  Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  Guido Groeseneken,et al.  On the breakdown statistics and mechanisms in ultra-thin oxides and nitrided oxides , 1997 .

[5]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[6]  R. S. Scott,et al.  A model relating wearout to breakdown in thin oxides , 1994 .

[7]  J. Stathis,et al.  Reliability projection for ultra-thin oxides at low voltage , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[8]  A. Toriumi,et al.  Accurate characterization of electron and hole inversion-layer capacitance and its impact on low voltage operation of scaled MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[9]  D. Hwang,et al.  Ultra-thin gate dielectrics: they break down, but do they fail? , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  Guido Groeseneken,et al.  A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides , 1995, Proceedings of International Electron Devices Meeting.

[11]  Zhiping Yu,et al.  Design considerations of high-/spl kappa/ gate dielectrics for sub-0.1-/spl mu/m MOSFET's , 1999 .

[12]  W. Abadeer,et al.  Structural dependence of dielectric breakdown in ultra-thin gate oxides and its relationship to soft breakdown modes and device failure , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[13]  K. Banerjee,et al.  Comparison of E and 1/E TDDB models for SiO/sub 2/ under long-term/low-field test conditions , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[14]  J. Stathis,et al.  Ultimate limit for defect generation in ultra-thin silicon dioxide , 1997 .

[15]  Tahir Ghani,et al.  Source/drain extension scaling for 0.1 /spl mu/m and below channel length MOSFETs , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).