Linear Dropout Regulator based power distribution design under worst loading

This paper introduces a methodology to design and to optimize power distribution with on-die Linear Dropout Regulators (LDO). An analytical formula for worst voltage drop is derived that takes into account LDO-PDN system poles and zeros. LDO power and decoupling capacitor optimization flow is proposed to meet the system voltage noise requirements.

[1]  Sorin Dobre,et al.  Resonance-aware methodology for system level power distribution network co-design , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[2]  Ka Nang Leung,et al.  Analysis of low-dropout regulator topologies for low-voltage regulation , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[3]  Edgar Sánchez-Sinencio,et al.  Full On-Chip CMOS Low-Dropout Voltage Regulator , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Xiang Hu,et al.  On the bound of time-domain power supply noise based on frequency-domain target impedance , 2009, SLIP '09.

[5]  Farid N. Najm,et al.  Fast vectorless power grid verification using an approximate inverse technique , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[6]  I. Kantorovich,et al.  Aperiodic resonant excitation of microprocessor power distribution systems and the reverse pulse technique , 2002, Electrical Performance of Electronic Packaging,.

[7]  Alex Q. Huang,et al.  Low-dropout (LDO) regulator output impedance analysis and transient performance enhancement circuit , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).