Performance analysis of 1 bit full adder using GDI logic

This paper focuses on the design of 1 bit full adder circuit using Gate Diffusion Input Logic. The proposed adder schematics are developed using DSCH2 CAD tool, and their layouts are generated with Microwind 3 VLSI CAD tool. A 1 bit adder circuits are analyzed using standard CMOS 120nm features with corresponding voltage of 1.2V. The Simulated results of the proposed adder is compared with those of Pass transistor, Transmission Function, and CMOS based adder circuits. The proposed adder dissipates low power and responds faster.

[1]  Alexander Fish,et al.  Full-Swing Gate Diffusion Input logic - Case-study of low-power CLA adder design , 2014, Integr..

[2]  Mark Vesterbacka.  A 14-transistor CMOS full adder with full voltage-swing nodes , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[3]  Alexander Fish,et al.  Gate Diffusion Input (GDI) logic in standard CMOS nanoscale process , 2010, 2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel.

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[5]  Rajeevan Chandel,et al.  Design and Analysis of a Modified Low Power CMOS Full Adder Using Gate-Diffusion Input Technique , 2010, J. Low Power Electron..

[6]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  P. Dhavachelvan,et al.  Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits , 2012 .

[8]  G. Ramana Murthy,et al.  A new 6-T multiplexer based full-adder for low power and leakage current optimization , 2012, IEICE Electron. Express.

[9]  David Harris,et al.  Integrated circuit design , 2011 .

[10]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[11]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[12]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[13]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[16]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..