A Stacked CMOS Image Sensor With Array-Parallel ADC Architecture
暂无分享,去创建一个
Ping Wah Wong | Hayato Wakabayashi | Tomohiro Takahashi | Katsuhiko Hanzawa | Yuichi Kaji | Shinichiro Futami | Frederick T. Brady | Keiji Tatani | Yasunori Tsukuda | Phil Holden | Yoshikazu Nitta | Susumu Ohki | Takahito Yamauchi | Thomas Ayers | Kyohei Mizuta
[1] S. Watanabe,et al. A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[2] Sanshiro Shishido,et al. 6.2 210ke− Saturation signal 3µm-pixel variable-sensitivity global-shutter organic photoconductive image sensor for motion capture , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[3] Naohiro Takazawa,et al. 3-D-Stacked 16-Mpixel Global Shutter CMOS Image Sensor Using Reliable In-Pixel Four Million Microbump Interconnections With 7.6- $\mu \text{m}$ Pitch , 2016, IEEE Transactions on Electron Devices.
[4] Masanori Furuta,et al. 6.7 A 1.2e− temporal noise 3D-stacked CMOS image sensor with comparator-based multiple-sampling PGA , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[5] Mitsumasa Koyanagi,et al. A block-parallel ADC with digital noise cancelling for 3-D stacked CMOS image sensor , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).
[6] Rihito Kuroda,et al. A dead-time free global shutter CMOS image sensor with in-pixel LOFIC and ADC using pixel-wis e connections , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).
[7] Takuya Nakamura,et al. 8.3 M-Pixel 480-fps Global-Shutter CMOS Image Sensor with Gain-Adaptive Column ADCs and Chip-on-Chip Stacked Integration , 2017, IEEE Journal of Solid-State Circuits.
[8] Hiroshi Takahashi,et al. A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[9] R. Berger,et al. Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[10] Kawahito Shoji,et al. A 1.1μm 33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters , 2016 .
[11] B. Pain,et al. Reset noise suppression in two-dimensional CMOS photodiode pixels through column-based feedback-reset , 2002, Digest. International Electron Devices Meeting,.
[12] M. Koyanagi,et al. Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.
[13] S. Watanabe,et al. A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.
[14] Yoshihisa Kato,et al. An ultra-low noise photoconductive film image sensor with a high-speed column feedback amplifier noise canceller , 2013, 2013 Symposium on VLSI Circuits.
[15] K. Ohno,et al. Novel stacked CMOS image sensor with advanced Cu2Cu hybrid bonding , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[16] I. Takayanagi,et al. A 600×600 Pixel, 500 fps CMOS Image Sensor with a 4.4μm Pinned Photodiode 5-Transistor Global Shutter Pixel , 2007 .
[17] Fu-Lung Hsueh,et al. 6.8 A 1.5V 33Mpixel 3D-stacked CMOS image sensor with negative substrate bias , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[18] Yoshihiro Sato,et al. 6.1 An over 120dB simultaneous-capture wide-dynamic-range 1.6e− ultra-low-reset-noise organic-photoconductive-film CMOS image sensor , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[19] M. Ikebe,et al. A Wide-Dynamic-Range Compression Image Sensor With Negative-Feedback Resetting , 2007, IEEE Sensors Journal.
[20] 白石 圭,et al. A 1.2e- Temporal Noise 3D-Stacked CMOS Image Sensor with Comparator-Based Multiple Sampling PGA (情報センシング) , 2016 .
[21] Mitsumasa Koyanagi,et al. A parallel ADC for high-speed CMOS image processing system with 3D structure , 2009, 2009 IEEE International Conference on 3D System Integration.
[22] B.J. Hosticka,et al. A 1K×1K high dynamic range CMOS image sensor with on-chip programmable region of interest readout , 2002, Proceedings of the 27th European Solid-State Circuits Conference.
[23] Mitsumasa Koyanagi,et al. A block-parallel signal processing system for CMOS image sensor with three-dimensional structure , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).
[24] Chih-Cheng Hsieh,et al. A new CMOS image sensor readout structure for 3D integrated imagers , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[25] Robert K. Henderson,et al. Back-illuminated voltage-domain global shutter CMOS image sensor with 3.75µm pixels and dual in-pixel storage nodes , 2016, 2016 IEEE Symposium on VLSI Technology.
[26] Ping Wah Wong,et al. A 4.1Mpix 280fps stacked CMOS image sensor with array-parallel ADC architecture for region control , 2017, 2017 Symposium on VLSI Circuits.
[27] Chih-Cheng Hsieh,et al. A 3 Megapixel 100 Fps 2.8 $\mu$m Pixel Pitch CMOS Image Sensor Layer With Built-in Self-Test for 3D Integrated Imagers , 2013, IEEE Journal of Solid-State Circuits.
[28] Guy Meynants,et al. Backside illuminated global shutter CMOS image sensors , 2011 .