On optimality of adiabatic switching in MOS energy-recovery circuit
暂无分享,去创建一个
[1] C. P. Ravikumar,et al. Proceedings of the 2014 international symposium on Low power electronics and design , 2006 .
[2] J. S. Denker,et al. A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[3] Vojin G. Oklobdzija,et al. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[4] Vojin G. Oklobdzija,et al. Pass-transistor adiabatic logic using single power-clock supply , 1997 .
[5] Vivek Tiwari,et al. Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[6] Giuseppe Iannaccone,et al. Four-phase power clock generator for adiabatic logic circuits , 2002 .
[7] L. J. Svensson,et al. Driving a capacitive load without dissipating fCV/sup 2/ , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[8] Balaram Sinharoy,et al. A microarchitectural-level step-power analysis tool , 2002, ISLPED '02.
[9] Margaret Martonosi,et al. Control techniques to eliminate voltage emergencies in high performance processors , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[10] Suhwan Kim,et al. A true single-phase energy-recovery multiplier , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[11] Vivek Tiwari,et al. An architectural solution for the inductive noise problem due to clock-gating , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[12] Massimo Alioto,et al. Power estimation in adiabatic circuits: a simple and accurate model , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[13] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[14] David H. Albonesi,et al. Front-end policies for improved issue efficiency in SMT processors , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[15] Larry L. Biro,et al. Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[16] Suhwan Kim,et al. True single-phase adiabatic circuitry , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[17] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[18] Vivek Tiwari,et al. Microarchitectural simulation and control of di/dt-induced power supply voltage variation , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[19] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[20] T. N. Vijaykumar,et al. Pipeline damping: a microarchitectural technique to reduce inductive noise in supply voltage , 2003, ISCA '03.
[21] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[22] Dean M. Tullsen,et al. Handling long-latency loads in a simultaneous multithreading processor , 2001, Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34.