Fully integrated dual-band transceiver for IEEE 802.11a/b/g/j/n wireless local area network applications with hybrid up/down conversion architecture

A dual-band fully integrated transceiver for IEEE 802.11a/b/g/j/n wireless local area network (WLAN) was implemented using 0.13 µm complementary metal-oxide semiconductor technology. The proposed hybrid up/down-conversion architecture, which is mixed double- and direct-conversion, was employed in 5 and 2.4 GHz bands, respectively, in order to eliminate the needs for high local-oscillator frequency generations. The hybrid up/down conversion transceiver was archived with small silicon size by block sharing, including such things as mixer sharing for each band, low-pass filter sharing between RX and TX chain and load inductor sharing of the low-noise amplifier and mixer of the Rx chain. The error vector magnitude (EVM) limit of the proposed receiver was measured to be 3.4/3.1% in the 2.4/5 GHz band, respectively. The Tx EVM was measured under the average output power of +12 dBm with external power amplifier to be 2.9/3.5% in the 2.4/5 GHz band, respectively.

[1]  Kishore Rama Rao,et al.  A CMOS RF front-end for a multistandard WLAN receiver , 2005, IEEE Microwave and Wireless Components Letters.

[2]  Sang-Gyu Park,et al.  A dual band CMOS receiver with hybrid down conversion mixer for IEEE 802.11a/b/g/n WLAN applications , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[3]  Osama Shana'a,et al.  A 2.4–2.5 GHz WLAN Direct-Conversion Receiver Front-End With Low-Distortion Baseband Filters , 2009, IEEE Journal of Solid-State Circuits.

[4]  K. Numata,et al.  Low-power-consumption direct-conversion CMOS transceiver for multi-standard 5-GHz wireless LAN systems with channel bandwidths of 5-20 MHz , 2006, IEEE Journal of Solid-State Circuits.

[5]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[6]  Ying-Hsi Lin,et al.  A Low-Power Fullband 802.11a/b/g WLAN Transceiver With On-Chip PA , 2007, IEEE Journal of Solid-State Circuits.

[7]  S.A. Sanielevici,et al.  A 900 MHz transceiver chipset for two-way paging applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[9]  Liang-Hung Lu,et al.  A 3–5 GHz Frequency-Tunable Receiver Frontend for Multiband Applications , 2008, IEEE Microwave and Wireless Components Letters.

[10]  Qiang Li,et al.  A Fully Integrated MIMO Multiband Direct Conversion CMOS Transceiver for WLAN Applications (802.11n) , 2007, IEEE Journal of Solid-State Circuits.

[11]  R. Bishop,et al.  A 5-GHz 108-Mb/s 2 $\times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm ${\rm P}_{\rm 1dB}$ Power Amplifiers in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[12]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .