A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS

This paper presents a 5-bit 1.25-GS/s folding flash ADC. The prototype achieves a folding factor of four with a capacitive folding technique that only consumes dynamic power. Incorporated with various calibration schemes, folding errors and the comparator's threshold inaccuracies are corrected, thus allowing a low input capacitance of 80 fF. The design is fabricated using 65-nm digital CMOS technology and occupies 0.007 mm 2. The maximum DNL and INL post calibration are 0.67 and 0.47 LSB, respectively. Measurement results show that the ADC can achieve 1.25 GS/s at 1-V supply with a total power consumption of 595 μW. In addition, it exhibits a mean ENOB of 4.8b at dc among ten chips, which yields an FoM of 17 fJ/conversion-step.

[1]  Bruce A. Wooley,et al.  Analysis and simulation of distortion in folding and interpolating A/D converters , 2002 .

[2]  M. Elmasry,et al.  A 6-Bit 1.6-GS/sLow-Power Wideband Flash ADC Converter in 0.13-µm CMOS Technology , 2008, IEEE J. Solid State Circuits.

[3]  Boris Murmann,et al.  Background Calibration of Time-Interleaved Data Converters , 2011 .

[4]  Rui Paulo Martins,et al.  A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[5]  Jan Craninckx,et al.  A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[7]  Jan Craninckx,et al.  A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[8]  Pier Andrea Francese,et al.  A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency , 2009, IEEE Journal of Solid-State Circuits.

[9]  Tetsuya Matsumoto,et al.  A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.

[10]  Ying-Hsi Lin,et al.  A 10b 200MS/s pipelined folding ADC with offset calibration , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[11]  Rui Paulo Martins,et al.  A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[12]  Geert Van der Plas,et al.  A 150MS/s 133μW 7b ADC in 90nm digital CMOS Using a Comparator-Based Asynchronous Binary-Search sub-ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Kwang Young Kim,et al.  A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.

[14]  K. Ola Andersson,et al.  A study of digital decoders in flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  Hyunwoo Lee,et al.  Transistor Mismatch Properties in Deep-Submicrometer CMOS Technologies , 2011, IEEE Transactions on Electron Devices.

[16]  Patrick Chiang,et al.  Single-channel, 1.25-GS/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40nm-CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[17]  Rui Paulo Martins,et al.  A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).