Reliability functions estimated from commonly used yield models
暂无分享,去创建一个
[1] Adit D. Singh,et al. Relating yield models to burn-in fall-out in time , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[2] Kyungmee O. Kim,et al. A unified model incorporating yield, burn‐in, and reliability , 2004 .
[3] F.G. Kuper,et al. Impact of screening of latent defects at electrical test on the yield-reliability relation and application to burn-in elimination , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).
[4] W. C. Riordan,et al. Reliability versus yield and die location in advanced VLSI , 1999 .
[5] Way Kuo,et al. An overview of manufacturing yield and reliability modeling for semiconductor products , 1999, Proc. IEEE.
[6] Albert V. Ferris-Prabhu,et al. Introduction To Semiconductor Device Yield Modeling , 1992 .
[7] Adit D. Singh,et al. Extending integrated-circuit yield-models to estimate early-life reliability , 2003, IEEE Trans. Reliab..
[8] W. Kuo,et al. Burn-in optimization under reliability and capacity restrictions , 1989 .
[9] C. Hu,et al. Projecting gate oxide reliability and optimizing reliability screens , 1990 .
[10] Kyungmee O. Kim,et al. A relation model of gate oxide yield and reliability , 2004, Microelectron. Reliab..
[11] F. Kuper,et al. Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programs , 1996, Proceedings of International Reliability Physics Symposium.
[12] Way Kuo,et al. Modeling manufacturing yield and reliability , 1999 .
[13] Chris J McDonald,et al. New tools for yield improvement in integrated circuit manufacturing: can they be applied to reliability? , 1999 .
[14] H. H. Huston,et al. Reliability defect detection and screening during processing-theory and implementation , 1992, 30th Annual Proceedings Reliability Physics 1992.
[15] Adit D. Singh,et al. Burn-in failures and local region yield: an integrated field-reliability model , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.
[16] J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing , 1990 .
[17] Ninoslav Stojadinovic,et al. New defect size distribution function for estimation of chip critical area in integrated circuit yield models (CMOS) , 1992 .
[18] Sut-Mui Tang,et al. New burn-in methodology based on IC attributes, family IC burn-in data, and failure mechanism analysis , 1996, Proceedings of 1996 Annual Reliability and Maintainability Symposium.
[19] B. T. Murphy,et al. Cost-size optima of monolithic integrated circuits , 1964 .
[20] Adit D. Singh,et al. Estimating burn-in fall-out for redundant memory , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[21] Charles H. Stapper,et al. Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..
[22] Jack C. Lee,et al. Modeling and characterization of gate oxide reliability , 1988 .
[23] J. Meindl,et al. A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy , 1990 .
[24] Fred G. Kuper,et al. Relation between yield and reliability of integrated circuits and application to failure rate assessment and reduction in the one digit FIT and PPM reliability era , 1996 .
[25] Way Kuo,et al. OPTIMAL BURN-IN SIMULATION ON HIGHLY INTEGRATED CIRCUIT SYSTEMS , 1992 .
[26] A. Ferris-Prabhu. Role of defect size distribution in yield modeling , 1985, IEEE Transactions on Electron Devices.
[27] A. V. Ferris-Prabhu,et al. Defect size variations and their effect on the critical area of VLSI devices , 1985 .
[28] J. G. Prendergast. Reliability, yield and quality correlation for a particular failure mechanism , 1993, 31st Annual Proceedings Reliability Physics 1993.
[29] M.J. Zuo,et al. On the relationship of semiconductor yield and reliability , 2005, IEEE Transactions on Semiconductor Manufacturing.
[30] Chenming Hu,et al. Efficient gate oxide defect screen for VLSI reliability , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.