Using Negative Correlation to Evolve Fault-Tolerant Circuits

In this paper, we show how artificial evolution can be used to improve the fault-tolerance of electronic circuits. We show that evolution is able to improve the fault tolerance of a digital circuit, given a known fault model. Evolution is also able to create sets of different circuits that, when combined into an ensemble of circuits, have reduced correlation in their fault pattern, and therefore improved fault tolerance. An important part of the algorithm used to create the circuits is a measure of the correlation between the fault patterns of different circuits. Using this measure in the fitness, the circuits evolve towards different, highly fault-tolerant circuits. The measure also proves very useful for fitness sharing purposes. We have evolved a number of circuits for a simple 2×3 multiplier problem, and use these to demonstrate the performance under different simulated fault models.

[1]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[2]  Xin Yao,et al.  Getting most out of evolutionary approaches , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[3]  Julian Francis Miller,et al.  Towards the automatic design of more efficient digital circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[4]  Julian Francis Miller,et al.  The Advantages of Landscape Neutrality in Digital Circuit Evolution , 2000, ICES.

[5]  Andrew M. Tyrrell,et al.  Evolutionary strategies and intrinsic fault tolerance , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[6]  Julian Francis Miller,et al.  Neutrality and the Evolvability of Boolean Function Landscape , 2001, EuroGP.

[7]  Edward J. McCluskey,et al.  Techniques for estimation of design diversity for combinational logic circuits , 2001, 2001 International Conference on Dependable Systems and Networks.

[8]  Edward J. McCluskey,et al.  A design diversity metric and reliability analysis for redundant systems , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Edward J. McCluskey,et al.  Word-voter: a new voter design for triple modular redundant systems , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  J. H. Lala,et al.  Architectural principles for safety-critical real-time applications , 1994, Proc. IEEE.

[11]  Andy M. Tyrrell,et al.  Evolved fault tolerance in evolvable hardware , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).