论文信息 - Circuit performance variability decomposition

Circuit performance variability decomposition

In this paper, circuit performance variability composition is analyzed. Traditionally, the device variability has been the dominant source. It is believed that with continuing technology scaling into the deep sub-micron regime, the interconnect constitutes an increasing portion of the overall circuit delay, and variability. In this paper, we analytically investigate the delay variability composition for an advanced 0.18 /spl mu/m CMOS technology, accounting for the significant intra-field variability. A more realistic model to estimate the variance of global interconnect lines is proposed. The results indicate that the device variability of good designs contributes about 90% of the overall variability.

[1] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[2] G. A. Sai-Halasz,et al. Performance trends in high-end processors , 1995, Proc. IEEE.

[3] Costas J. Spanos,et al. Use of short-loop electrical measurements for yield improvement , 1995 .

[4] S. Nassif,et al. Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[5] Kurt Keutzer,et al. Getting to the bottom of deep submicron , 1998, ICCAD '98.

[6] Costas J. Spanos,et al. Sensitivity study of interconnect variation using statistical experimental design , 1998, IWSM. 1998 3rd International Workshop on Statistical Metrology (Cat. No.98EX113).