Distributed arithmetic multiplier based Artificial Neural Network architecture for image compression

In this paper we present FPGA implementation of Artificial Neural Networks for image compression. Image compression is a process which minimizes the size of an image file to an unacceptable level without degrading the quality of the image. The main components of an artificial neuron are adders and multipliers. In order to implement neural network, large number of adders and multipliers are required. The main constraint in the implementation of neural network is the area occupied by the multipliers. In order to overcome this area we propose the use of constant coefficient multiplier like distributed arithmetic (DA) based multiplier. The area efficiency is obtained by use of adders and shifters in Distributed arithmetic based multiplier architecture. The distributed arithmetic based multiplier is made use to implement 4:4:2:2:4 and 16:16:8:8:16 artificial neural network architecture for image compression. These architectures are implemented on FPGA and area efficiency is obtained.

[1]  Reza Askari Moghadam,et al.  Image compression using linear and nonlinear principal component neural networks , 2009, 2009 Second International Conference on the Applications of Digital Information and Web Technologies.

[2]  Vladimir Bochev.  Distributed arithmetic implementation of artificial neural networks , 1993, IEEE Trans. Signal Process..

[3]  David V. Anderson,et al.  Hardware-efficient distributed arithmetic architecture for high-order digital filters , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[4]  Simon Haykin,et al.  Neural network approaches to image compression , 1995, Proc. IEEE.

[5]  Venkata Rama Prasad,et al.  International Journal of Reviews in Computing Artificial Neural Networks for Compression of Digital Images: a Review , 2022 .

[6]  J. Mavor,et al.  New digital adaptive-filter implementation using distributed-arithmetic techniques , 1981 .

[7]  Jose C. Principe.  Artificial Neural Networks , 1997 .

[8]  S. L. Pinjare,et al.  Design and Analog VLSI Implementation of Neural Network Architecture for Signal Processing , 2009 .

[9]  Martin T. Hagan,et al.  Neural network design , 1995 .

[10]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[11]  Pankaj Sharma.  FPGA implementation of artificial neural networks , 2007 .

[12]  Sumit R. Vaidya,et al.  Performance comparison of multipliers for power-speed trade-off in VLSI design , 2010, ICN 2010.

[13]  Mohammed Omari,et al.  A neural networks approach to image data compression , 2006, Appl. Soft Comput..

[14]  N. Senthilkumaran,et al.  Neural Network Technique for Lossless Image Compression Using X-Ray Images , 2011 .

[15]  Cyril Prasanna Raj,et al.  ASIC Implementation of Neural Network Based Image Compression , 2011 .

[16]  Rupinder Singh,et al.  Edge Preserving Image Compression Technique using Feed Forward Neural Network , 2011 .