A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras

This paper presents a CMOS image sensor with on-chip compression using an analog two-dimensional discrete cosine transform (2-D DCT) processor and a variable quantization level analog-to-digital converter (ADC). The analog 2-D DCT processor is essentially suitable for the on-sensor image compression, since the analog image sensor signal can be directly processed. The small and low-power nature of the analog design allows us to achieve low-power, low-cost, one-chip digital video cameras. The 8/spl times/8-point analog 2-D DCT processor is designed with fully differential switched-capacitor circuits to obtain sufficient precision for video compression purposes. An imager array has a dedicated eight-channel parallel readout scheme for direct encoding with the analog 2-D DCT processor. The variable level quantization after the 2-D DCT can be performed by the ADC at the same time. A prototype CMOS image sensor integrating these core circuits for compression is implemented based on triple-metal double-polysilicon 0.35-/spl mu/m CMOS technology. Image encoding using the implemented analog 2-D DCT processor to the image captured by the sensor is successfully performed. The maximum peak signal-to-noise ratio (PSNR) is 36.7 dB.

[1]  A. M. Chiang,et al.  A Video-Rate CCD Two-Dimensional Cosine Transform Processor , 1987, Other Conferences.

[2]  Bernard B. Kosicki,et al.  A 100ns 16-point CCD cosine transform processor , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  A. Matsuzawa,et al.  A compressed digital output CMOS image sensor with analog 2-D DCT processors and ADC/quantizer , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  Sabrina E. Kemeny,et al.  CCD focal-plane image reorganization processors for lossless image compression , 1992 .

[5]  A. Dickinson,et al.  Camera on a chip , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  Yoshiaki Tadokoro,et al.  An Analog Two-Dimensional Discrete Cosine Transform Processor for Forcal-Plane Image Compression , 1996 .

[7]  Eric R. Fossum,et al.  Architectures For Focal Plane Image Processing , 1989 .

[8]  K. Hashiguchi,et al.  A 0.2 b/pixel 16 mW real-time analog image encoder in 0.8 /spl mu/m CMOS , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  E. Fossum,et al.  CMOS active pixel image sensors for highly integrated imaging systems , 1997, IEEE J. Solid State Circuits.

[10]  T. Nishida,et al.  A low-noise line-amplified MOS imaging devices , 1991 .

[11]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera on a chip , 1995, Proceedings of International Electron Devices Meeting.

[12]  Gabor C. Temes,et al.  Random error effects in matched MOS capacitors and current sources , 1984 .

[13]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  T. Kuroda,et al.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable Threshold Logic , 1996 .