Improved Crypto Algorithm for High-Speed Internet of Things (IoT) Applications

Modern technologies focus on integrated systems based on the Internet of Things (IoT). IoT based devices are unified with various levels of high-speed internet communication, computation process, secure authentication and privacy policies. One of the significant demands of present IoT is focused on its secure high-speed communication. However, traditional authentication and secure communication find it very difficult to manage the current need for IoT applications. Therefore, the need for such a reliable high-speed IoT scheme must be addressed. This proposed title introduces an enhanced version of the Rijndael Cryptographic Algorithm (Advanced Encryption Standard – AES) to obtain fast-speed IoT-based application transmission. Pipeline-based AES technique promises for the high-speed crypto process, and this secure algorithm targeted to fast-speed Field Programmable Gate Array (FPGA) hardware. Thus, high-speed AES crypto algorithms, along with FPGA hardware, will improve the efficiency of future IoT design. Our proposed method also shows the tradeoff between High-Speed communications along with various FPGA platforms.

[1]  Debabrata Samanta,et al.  Approach of message communication based on twisty “Zig-Zag” , 2016, 2016 International Conference on Emerging Technological Trends (ICETT).

[3]  Jean-Didier Legat,et al.  Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[4]  Antonino Mazzeo,et al.  An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[5]  Mr. Prathamesh P. Churi,et al.  Emerging trends in Internet of Things , 2018, 2018 Fifth HCT Information Technology Trends (ITT).

[6]  Milos Drutarovský,et al.  Efficient AES S-boxes implementation for non-volatile FPGAs , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[7]  Ignacio Algredo-Badillo,et al.  FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless Networks , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[8]  Vahid Rashtchi,et al.  Strengthened of AES Encryption Algorithms within New Logic Topology , 2018 .

[9]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[10]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[11]  R. V. Kshirsagar,et al.  FPGA Implementation of High Speed VLSI Architectures for AES Algorithm , 2012, 2012 Fifth International Conference on Emerging Trends in Engineering and Technology.

[12]  Debabrata Samanta,et al.  Image Steganography Using Priority-Based Neural Network and Pyramid , 2016 .

[13]  D. Samanta,et al.  Statistical Approach for Extraction of Panic Expression , 2012, 2012 Fourth International Conference on Computational Intelligence and Communication Networks.

[14]  Claude Carlet,et al.  Higher-Order Masking Schemes for S-Boxes , 2012, FSE.

[15]  M. V. Vyawahare,et al.  FPGA implementation of AES algorithm , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[16]  Cishen Zhang,et al.  Circuit and system design for optimal lightweight AES encryption on FPGA , 2018 .

[17]  Jin Kwak,et al.  A Study on IoT Device Authentication Protocol for High Speed and Lightweight , 2019, 2019 International Conference on Platform Technology and Service (PlatCon).

[18]  Ning Wu,et al.  An Optimized Design for Compact Masked AES S-Box Based on Composite Field and Common Subexpression Elimination Algorithm , 2018, J. Circuits Syst. Comput..

[19]  Habib Mehrez,et al.  Low cost solutions for secure remote reconfiguration of FPGAs , 2014, Int. J. Embed. Syst..

[20]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[21]  R. Vijaysai,et al.  Design and Analysis of Low-Transition Address Generator , 2018 .

[22]  Harish M. Kittur,et al.  Low power high throughput reconfigurable stream cipher hardware VLSI architectures , 2014, Int. J. Inf. Comput. Secur..

[23]  Renu Vig,et al.  Efficient Implementation of AES Algorithm in FPGA Device , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[24]  Frederic P. Miller,et al.  Advanced Encryption Standard , 2009 .

[25]  R. Vijaysai,et al.  Optimized Secure Scan Flip Flop to Thwart Side Channel Attack in Crypto-Chip , 2018, Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering.

[26]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[27]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.