Ultra-high bandwidth fully-differential three-stage operational amplifiers in 40nm digital CMOS

Two three-stage fully differential operational amplifiers designed in 40nm digital CMOS technology are presented. The proposed operational amplifiers are designed to be applied in high speed system on chips (SoCs). The proposed operational amplifiers would find applications in continues time system (CTS) or discrete time system (DTS) according to their own frequency response type, which are discussed and verified by postlayout simulation. Under 1.1V supply voltage and 1kΩ+4pF load, simulation results show that 49dB DC gain, 3.2GHz GBW are achieved with 17mA DC current consumption for both operational amplifiers. The RMS input referred noise integrated from DC to 50MHz is 14.2μV for both operational amplifiers. The fully-symmetric layout pattern minimizes the input offset. Each of the operational amplifiers occupies about 0.011mm2 chip area.

[1]  Ka Nang Leung,et al.  Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[3]  J. Jacob Wikner,et al.  A 1.2-V pseudo-differential OTA with common-mode feedforward in 65-NM CMOS , 2010, ICECS.

[4]  H. Zimmermann,et al.  1.5 GHz OPAMP in 120nm digital CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[5]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[6]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[7]  Mohammad Taherzadeh-Sani,et al.  A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS , 2011, IEEE Journal of Solid-State Circuits.

[8]  N. Weste,et al.  350 MHz opamp-RC filter in 0.18 μm CMOS , 2002 .

[9]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[11]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .