A dual-band transmitter for IEEE 802.11a/b/g WLAN

A dual-band transmitter for WLAN 802.11a/b/g is implemented in a 0.25-/spl mu/m CMOS process. With suitable architecture choosing and frequency planning, many components can be shared, modulation accuracy can be improved, and only one VCO and frequency synthesizer is needed for the dual-band application. The current consumption is 82mA at 5GHz band and 63mA at 2.4GHz band under 2.5V power supply. For 64-QAM OFDM mode, an EVM of -36dB is achieved at both bands.

[1]  Chun-Ming Hsu,et al.  A 0.25 /spl mu/m CMOS OPLL transmitter IC for GSM and DCS , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[2]  Philip W. Diodato,et al.  A case study of RC effects to circuit performance , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).

[3]  M. Simon,et al.  A quad-band low power single chip direct conversion CMOS transceiver with /spl Sigma//spl Delta/-modulation loop for GSM , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  I. Vassiliou,et al.  A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.