FPGA implementation of low-frequency GPR signal algorithm using frequency stepped chirp signals in the time domain

This paper concerns the FPGA implementation of a time-domain stepped frequency method, which is suitable for ground penetrating radar implementation. It describes the block of the algorithm from implementation point of view. The conclusion gives information about the real-time constraints, and the device utilization for the particular reconfigurable processor.