论文信息 - Pentium MPP for OLTP applications

Pentium MPP for OLTP applications

The paper describes a multi-Pentium architecture with a hierarchical memory and an I/O bus subsystem. On a board-level, this architecture achieves a very high-level of integration, by accommodating 8 Pentium processors with up to 2 Gigabytes of RAM. This hierarchical architecture has been extended to support multiple boards in a single cabinet as well as multiple cabinets connected via reflective memory.<<ETX>>

[1] Goetz Graefe,et al. Tuning a parallel database algorithm on a shared‐memory multiprocessor , 1992, Softw. Pract. Exp..

[2] Anoop Gupta,et al. The directory-based cache coherence protocol for the DASH multiprocessor , 1990, ISCA '90.

[3] Andreas Reuter,et al. Transaction Processing: Concepts and Techniques , 1992 .

[4] Andrew W. Wilson,et al. Hierarchical cache/bus architecture for shared memory multiprocessors , 1987, ISCA '87.

[5] David L. Black,et al. An OSF/1 UNIX for Massively Parallel Multicomputers , 1993, USENIX Winter.

[6] Hendrik A. Goosen,et al. Paradigm: a highly scalable shared-memory multicomputer architecture , 1991, Computer.