An empirical study on the effects of test type ordering on overall test efficiency

The order in which the various test types are applied can have an impact on the overall efficiency of the test operation. Furthermore, the speed at which the tests can be executed and the latency of defect detection are also important factors. In this paper, we evaluate an exhaustive set of test orderings over a variety of assumed execution parameters to analyze their effects on overall tester time consumption.

[1]  Wojciech Maly,et al.  Toward understanding "Iddq-only" fails , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Kenneth M. Butler.  A study of test quality/tester scan memory trade-offs using the SEMATECH test methods data , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Keith Baker,et al.  Shmoo Plotting: The Black Art of IC Testing , 1997, IEEE Des. Test Comput..

[5]  Keith Baker,et al.  Shmoo plotting: the black art of IC testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[6]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[7]  Theo J. Powell,et al.  Delta Iddq for testing reliability , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  S. Subramanian,et al.  A control constrained test scheduling approach for VLSI circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[9]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[10]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[11]  Claude Thibeault,et al.  Diagnosis method based on /spl Delta/Iddq probabilistic signatures: experimental results , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Kenneth M. Butler,et al.  Estimating the Economic Benefits of DFT , 1999, IEEE Des. Test Comput..

[13]  Theo J. Powell,et al.  Correlating Defects to Functional and IDDQ Tests , 1996 .

[14]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[15]  Anura P. Jayasumana,et al.  Clustering based techniques for I/sub DDQ/ testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[16]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[17]  Franco Motika,et al.  Application and analysis of IDDQ diagnostic software , 1997, Proceedings International Test Conference 1997.

[18]  Atul Patel,et al.  Failure analysis of timing and IDDq-only failures from the SEMATECH test methods experiment , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[19]  Kenneth M. Wallquist.  Achieving I/sub DDQ/I/sub SSQ/ production testing with QuiC- , 1995, IEEE Design & Test of Computers.

[20]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[21]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[22]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.