RASP-FIT: A Fast and Automatic Fault Injection Tool for Code-Modification of FPGA Designs

Fault Injection (FI) is the most popular technique used in the evaluation of fault effects and the dependability of a design. Fault Simulation/Emulation (S/E) is involved in several applications such as test data generation, test set evaluation, circuit testability, fault detection & diagnosis, and many others. These applications require a faulty module of the original design for fault injection testing. Currently, Hardware Description Languages (HDL) are involved in improving methodologies related to the digital system testing for Field Programmable Gate Array (FPGA). Designers can perform advanced testing and fault S/E methods directly on HDL. To modify the HDL design, it is very cumbersome and time-consuming task. Therefore, a fault injection tool (RASP-FIT) is developed and presented, which consists of code-modifier, fault injection control unit and result analyser. However, in this paper, code modification techniques of RASP-FIT are explained for the Verilog code at different abstraction levels. By code-modification, it means that a faulty module of the original design is generated which includes different permanent and transient faults at every possible location. The RASP-FIT tool is an automatic and fast tool which does not require much user intervention. To validate these claims, various faulty modules for different benchmark designs are generated and presented.

[1]  A. R. Khatri,et al.  Technique for FPGA based Fault Injection Tool , 2014 .

[2]  Mario Porrmann,et al.  vMAGIC - Automatic Code Generation for VHDL , 2009, Int. J. Reconfigurable Comput..

[3]  Marcus Jeitler,et al.  FuSE - a hardware accelerated HDL fault injection tool , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).

[4]  Rainer Leupers,et al.  A Fast and Flexible Platform for Fault Injection and Evaluation in Verilog-Based Simulations , 2009, 2009 Third IEEE International Conference on Secure Software Integration and Reliability Improvement.

[5]  Seyed Ghassem Miremadi,et al.  FPGA-Based Fault Injection into Synthesizable Verilog HDL Models , 2008, 2008 Second International Conference on Secure System Integration and Reliability Improvement.

[6]  Raoul Velazco,et al.  An Automated SEU Fault-Injection Method and Tool for HDL-Based Designs , 2013, IEEE Transactions on Nuclear Science.

[7]  Seyed Ghassem Miremadi,et al.  SCFIT: A FPGA-based fault injection technique for SEU fault model , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Josef Börcsök,et al.  Validation of selecting SP-values for fault models under proposed RASP-FIT tool , 2017, 2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT).

[9]  Raoul Velazco,et al.  A method and an automated tool to perform SET fault-injection on HDL-based designs , 2013, 2013 25th International Conference on Microelectronics (ICM).

[10]  A. Benso,et al.  An integrated HW and SW fault injection environment for real-time systems , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[11]  Architectures Book,et al.  Digital System Test And Testable Design Using Hdl Models And Architectures , 2016 .

[12]  Abdul Rafay Khatri,et al.  Validation of the Proposed Fault Injection, Test and Hardness Analysis for Combinational Data-Flow Verilog HDL Designs Under the RASP-FIT Tool , 2018, 2018 IEEE 16th Intl Conf on Dependable, Autonomic and Secure Computing, 16th Intl Conf on Pervasive Intelligence and Computing, 4th Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress(DASC/PiCom/DataCom/CyberSciTech).

[13]  Giorgio Di Natale,et al.  A survey on simulation-based fault injection tools for complex systems , 2014, 2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[14]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[15]  Raoul Velazco,et al.  A Survey on Fault Injection Techniques , 2004, Int. Arab J. Inf. Technol..

[16]  Raoul Velazco,et al.  Two complementary approaches for studying the effects of SEUs on HDL-based designs , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).

[17]  Samir Palnitkar,et al.  Verilog HDL: a guide to digital design and synthesis , 1996 .

[18]  Rolf Drechsler,et al.  Test Pattern Generation using Boolean Proof Engines , 2009 .

[19]  Luis Entrena.  Fast fault injection techniques using FPGAs , 2013, 2013 14th Latin American Test Workshop - LATW.

[20]  Lirida A. B. Naviner,et al.  FIFA: A fault-injection-fault-analysis-based tool for reliability assessment at RTL level , 2011, Microelectron. Reliab..

[21]  Andreas Steininger,et al.  Built-in fault injection in hardware - the FIDYCO example , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[22]  Chen Hongsong,et al.  FSFI: A Full System Simulator-Based Fault Injection Tool , 2011, 2011 First International Conference on Instrumentation, Measurement, Computer, Communication and Control.

[23]  Raoul Velazco,et al.  SEU Fault-Injection in VHDL-Based Processors: A Case Study , 2012, 2012 13th Latin American Test Workshop (LATW).

[24]  Hans G. Kerkhoff,et al.  Rapid transient fault insertion in large digital systems , 2013, Microprocess. Microsystems.

[25]  Carson Dunbar,et al.  Using Platform FPGAs for Fault Emulation and Test-set Generation to Detect Stuck-at Faults , 2011, J. Comput..

[26]  Volkmar Sieh,et al.  VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions , 1997, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing.