Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits

Evolvable hardware (EHW) is a set of techniques that are based on the idea of combining reconfiguration hardware systems with evolutionary algorithms. In other word, EHW has two sections; the reconfigurable hardware and evolutionary algorithm where the configurations are under the control of an evolutionary algorithm. This paper, suggests a method to design and optimize the synchronous sequential circuits. Genetic algorithm (GA) was applied as evolutionary algorithm. In this approach, for building input combinational logic circuit of each DFF, and also output combinational logic circuit, the cell arrays have been used. The obtained results show that our method can reduce the average number of generations by limitation the search space.

[1]  Abid E. Almaini,et al.  Electronic Logic Systems , 1992 .

[2]  Prabhas Chongstitvatana,et al.  An On-line Evolvable Hardware for Learning Finite-State Machine , 2001 .

[3]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[4]  Wenjian Luo,et al.  A three-step decomposition method for the evolutionary design of sequential logic circuits , 2009, Genetic Programming and Evolvable Machines.

[5]  A. P. Shanthi,et al.  Evolution of asynchronous sequential circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[6]  Prabhas Chongstitvatana,et al.  Synthesis of Synchronous Sequential Logic Circuits from Partial Input/Output Sequences , 1998, ICES.

[7]  David Jackson,et al.  Partitioned Incremental Evolution of Hardware Using Genetic Programming , 2008, EuroGP.

[8]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[9]  Lukás Sekanina,et al.  Hardware Accelerators for Cartesian Genetic Programming , 2008, EuroGP.

[10]  H.M. Abbas,et al.  Synchronous sequential circuits design using evolutionary algorithms , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[11]  Tatiana Kalganova,et al.  Evolutionary Algorithms and Theirs Use in the Design of Sequential Logic Circuits , 2004, Genetic Programming and Evolvable Machines.