Radiation Hardening Legalisation Satisfying TMR Spacing Constraints with Respect to HPWL

Reduction in device feature sizes and supply voltage renders modern Integrated Circuits (ICs) more susceptible to Soft Errors (SEs), i.e. Transient Faults caused by ionising radiation. Moreover, the RADiation HARDening design flow differs from the standard design flow and currently suffers from insufficient industrial EDA tool support. R-Abax is an academic, Displacement-driven RADHARD legalisation algorithm, based on the Triple Modular Redundancy (TMR) technique, solely for Flip-Flops (FF). R-Abax ensures that a particle strike will only affect one FF of the TMR triplet, by enforcing minimum spacing constraints among FF triplets. Although the Displacement-driven R-Abax algorithm easily satisfies the spacing constraints, its Quality of Results (QoR) depends strongly on the QoR of the original placement. In this work, we propose an improved version of R-Abax, which considers the circuit Total Half-Perimeter Wire Length (HPWL) when evaluating cell moves. Experimental results indicate that the HPWL-driven R-Abax can achieve an improvement in Power, Performance and Area (PPA), compared to the Displacement-driven version. For the HPWL-driven R-Abax, as with the original version, larger minimum spacing constraints between triplet FFs does not significantly affect the QoR, rendering the proposed RADHARD flow attractive for achieving Transient Faults mitigation.

[1]  Nestor Evmorfopoulos,et al.  A Layout-Based Soft Error Rate Estimation and Mitigation in the Presence of Multiple Transient Faults in Combinational Logic , 2020, 2020 21st International Symposium on Quality Electronic Design (ISQED).

[2]  Walter Snoeys,et al.  A new NMOS layout structure for radiation tolerance , 2001 .

[3]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[4]  Andrew B. Kahng,et al.  On legalization of row-based placements , 2004, GLSVLSI '04.

[5]  Ivan R. Linscott,et al.  LEAP: Layout Design through Error-Aware Transistor Positioning for soft-error resilient sequential cell design , 2010, 2010 IEEE International Reliability Physics Symposium.

[6]  R. Velazco,et al.  Design of SEU-hardened CMOS memory cells: the HIT cell , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[7]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[8]  Quming Zhou,et al.  Transistor sizing for radiation hardening , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[9]  Adrian Evans,et al.  Detailed SET Measurement and Characterization of a 65 nm Bulk Technology , 2017, IEEE Transactions on Nuclear Science.

[10]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[11]  L. W. Massengill,et al.  Effect of Transistor Density and Charge Sharing on Single-Event Transients in 90-nm Bulk CMOS , 2011, IEEE Transactions on Nuclear Science.

[12]  Milos Krstic,et al.  Design Flow for Radhard TMR Flip-Flops , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[13]  Oliver Schrape,et al.  R-Abax: A Radiation Hardening Legalisation Algorithm Satisfying TMR Spacing Constraints , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[14]  Christos P. Sotiriou,et al.  Abax: 2D/3D legaliser supporting look-ahead legalisation and blockage strategies , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  R. Troutman,et al.  Epitaxial layer enhancement of n-well guard rings for CMOS circuits , 1983, IEEE Electron Device Letters.