Design and implementation of bandpass delta-sigma modulators using half-delay integrators

Two bandpass delta-sigma A/D converters using half delay, integrators have been designed and implemented in a 2-/spl mu/m n-well double-poly double-metal CMOS process. The first design, a fourth-order architecture with an input modulation network, achieves a signal-to-noise ratio (SNR) of 73 dB over a 0.005/spl pi/ input bandwidth, while the second design, a sixth-order topology, yielded a measured SNR of 80 dB over a 0.004/spl pi/ input bandwidth.

[1]  Sanjit K. Mitra,et al.  High speed A/D conversion using QMF banks , 1990, IEEE International Symposium on Circuits and Systems.

[2]  L. Longo,et al.  A 15 b 30 kHz bandpass sigma-delta modulator , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  R. H. Bamberger,et al.  A Fourth Order Bandpass Delta-Sigma Modulator with Digitally Programmable Passband Frequency , 1997 .

[4]  L. Vogt,et al.  A two-chip digital car radio , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Roberto H. Bamberger,et al.  Combining subband decomposition and sigma delta modulation for wideband A/D conversion , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[6]  J. Van der Spiegel,et al.  Multiband sigma-delta modulation , 1993 .

[7]  A. Hairapetian,et al.  An 81 MHz IF receiver in CMOS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  S. Jantzi,et al.  A fourth-order bandpass sigma-delta modulator , 1993 .

[9]  Richard Schreier,et al.  Bandpass sigma-delta modulation , 1989 .

[10]  Atsushi Iwata,et al.  A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping , 1987 .