论文信息 - AES-128 Cipher. High Speed, Low Cost FPGA Implementation

AES-128 Cipher. High Speed, Low Cost FPGA Implementation

The Rijndael cipher, designed by Joan Daemen and Vincent Rijmen, has been selected as the official advanced encryption standard (AES) and it is well suited for hardware use. This implementation can be carried out through several trade-offs between area and speed. This paper presents an 64-bit FPGA implementation of the 128- bit block and 128 bit-key AES cipher. Selected FPGA Family is Spartan 3. The cipher consumes 52 clock cycles for algorithm encryption, resulting in a throughput of 120 Mbps. Synthesis results in the use of 1643 slices, 975 flip flops, 3055 4-input look up tables and operates at 224 Mbps (maximum throughput). The design target was optimization of speed and cost.

M. Liberatori | F. Otero | J.C. Bonadero | J. Castineira

[1] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[2] Viktor Fischer. Realization of the Round 2 AES Candidates using Altera FPGA , 2000 .

[3] M. C. Liberatori,et al. AES-128 cipher: Minimum area, low cost FPGA implementation , 2007 .

[4] Jean-Didier Legat,et al. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[5] M. C. Liberatori,et al. Minimum area, low cost fpga implementation of aes , 2004 .

[6] Ingrid Verbauwhede,et al. A hardware implementation in FPGA of the Rijndael algorithm , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[7] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.

[8] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.

[9] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .