Simulation of a coupled signal and power delivery system in an electronics package

As system operating frequencies and signal edge rates continue to increase, signal corruption in the form of crosstalk and noise in power delivery systems are becoming more and more limiting factors in the performance of electronic packaging. A variety of schemes have been devised to model package power delivery systems and signal trace coupling. In this paper, we present a novel approach to model such systems in a combined manner. The IO power delivery system is modeled in detail by discretizing all planes and vias and considering appropriate bypass capacitors on the chip and on the package. A simple two-port circuit model is then created that accurately reproduces the frequency and time domain responses of the detailed power delivery system model. Coupled signal lines are modeled using a culprit-victim methodology that accounts for many line coupling in a simplified four-port circuit for single-ended signals or an eight-port circuit for differential pairs. These two models are then combined to create a relatively simple SPICE model that simultaneously captures the effects of signal line behavior (e.g., crosstalk, reflections) with IO power delivery system behavior (e.g., rail collapse). This combined model provides a convenient vehicle to investigate the impact of a variety of packaging design variables on system IO performance. The development and use of such a combined model is demonstrated.

[1]  David W. Quint,et al.  The digital designer's complete lossy transmission line model , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[2]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[3]  George A. Katopis,et al.  Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems , 1998 .

[4]  T. Michalka Modeling the power rails in leading edge microprocessor packages , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[5]  Quan Qi,et al.  Optimizing the package design with electrical modeling and simulation , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[6]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .