Self-checking combinational circuit design for single and unidirectional multibit error
暂无分享,去创建一个
[1] James E. Smith,et al. A Theory of Totally Self-Checking System Design , 1983, IEEE Transactions on Computers.
[2] Charles V. Freiman. Optimal Error Detection Codes for Completely Asymmetric Binary Channels , 1962, Inf. Control..
[3] A. Sangiovanni-Vincentelli,et al. Irredundant sequential machines via optimal logic synthesis , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[4] James Edward Smith. The design of totally self-checking combinational circuits. , 1976 .
[5] M. M. Yen,et al. Designing for concurrent error detection in VLSI: application to a microprogram control unit , 1987 .
[6] Srinivas Devadas,et al. Exact algorithms for output encoding, state assignment, and four-level Boolean minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Robert K. Brayton,et al. Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Alexander Saldanha,et al. Is redundancy necessary to reduce delay? , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Kurt Keutzer,et al. A unified approach to the synthesis of fully testable sequential machines , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[11] Y. Savaria,et al. Soft-error filtering: A solution to the reliability problem of future VLSI digital circuits , 1986, Proceedings of the IEEE.
[12] Hao Dong. Modified Berger Codes for Detection of Unidirectional Errors , 1984, IEEE Trans. Computers.